Kaimeite Electronic (HK) Co., Limited
First choice One-Stop Mixed Distributor for World-Class manufacturer Email: info@kaimte.com Website: www.kaimte.com

Click to view price, real time Inventory, Delivery & Lifecycle Information;

M29DW128G70NF6E

STMicroelectronics

NOR Flash Parallel 128Mbit 16 56/56

Any questions, please feel free to contact us. info@kaimte.com



Micron Parallel NOR Flash Embedded Memory

M29DW128G

Features

- Supply voltage
 - $V_{CC} = 2.7-3.6V$ (program, erase, read)
 - $V_{CCO} = 1.65-3.6V (I/O buffers)$
 - V_{PPH} = 9V for fast program (optional)
- · Asynchronous random/page read
 - Page size: 8words
 - Page access: 25ns
 - Random access: 60ns, 70ns, 80ns
- Enhanced buffered program commands: 256-word
- Program time
 - 15µs per byte/word TYP
 - 32-word write buffer
 - Chip program time: 5s with V_{PPH} and 8s without V_{PPH}
- Erase verify
- · Memory organization
 - Quadruple bank memory array: 16Mb + 48Mb + 48Mb + 16Mb
 - Parameter blocks (top and bottom)
- Dual operation (while program or erase in one bank, read from any other bank)
- Program/erase suspend and resume modes
 - Read from any block during program suspend
 - Read and program another block during erase suspend
- Unlock bypass, block erase, chip erase, write to buffer, enhanced buffered program commands
 - Fast buffered/batch programming
 - Fast block/chip erase

- · Common flash interface
 - 64-bit security code
- 100,000 program/erase cycles per block
- Low power consumption
 - Standby and automatic standby
- · Hardware block protection
 - V_{PP}/WP# pin for fast program and write protect of the four outermost parameter blocks
- · Security features
 - Volatile protection
 - Nonvolatile protection
 - Password protection
 - Additional block protection
- Extra block (128-word factory locked and 128-word customer lockable) for security block or additional information storage
 - 128-word (256-byte) memory block for permanent, secure identification
- · Electronic signature
 - Manufacturer code: 0020h
 - Device code: 227Eh+2220h+2202h
- RoHS-compliant packages
 - TSOP56 (NF) 14mm x 20mm
 - TBGA64 (ZA) 10mm x 13mm



Part Numbering Information

Available with extended memory block prelocked by Micron. Devices are shipped from the factory with memory content bits erased to 1. For available options, such as packages or high/low protection, or for further information, contact your Micron sales representative. Part numbers can be verified at www.micron.com. Feature and specification comparison by device type is available at www.micron.com/products. Contact the factory for devices not found.

Table 1: Part Number Information

Part Number Category	Category Details					
Device Type	M29					
Architecture	D = Dual operation					
Operating Voltage	$W = V_{CC} = 2.7 \text{ to } 3.6V$					
Device function	128G = 128Mb (x16) page, dual boot					
Speed	70 = 70ns (80ns if V _{CCQ} = 1.65V to V _{CC})					
	60 = 60ns (80ns if V _{CCQ} = 1.65V to V _{CC})					
Package	NF = 56-pin TSOP, 14mm x 20mm					
	ZA = 64-pin TBGA, 10mm x 13mm, 1mm pitch					
Temperature Range	6 = -40°C to +85°C					
Shipping Options	E = RoHS-compliant package, standard packing					
	F = RoHS-compliant package, tape and reel packing					



Contents

General Description	
Signal Assignments	
Signal Descriptions	
Memory Organization	12
Bus Operations	
Read	13
Write	
Standby and Automatic Standby	14
Output Disable	14
Reset	14
Registers	
Status Register	
Lock Register	20
Standard Command Definitions – Address-Data Cycles	22
READ and AUTO SELECT Operations	24
READ/RESET Command	24
READ CFI Command	24
UNLOCK BYPASS READ CFI Command	24
AUTO SELECT Command	24
Bypass Operations	27
UNLOCK BYPASS Command	
UNLOCK BYPASS RESET Command	27
Program Operations	28
PROGRAM Command	
UNLOCK BYPASS PROGRAM Command	28
WRITE TO BUFFER PROGRAM Command	28
UNLOCK BYPASS WRITE TO BUFFER PROGRAM Command	
WRITE TO BUFFER PROGRAM CONFIRM Command	
BUFFERED PROGRAM ABORT AND RESET Command	
PROGRAM SUSPEND Command	31
PROGRAM RESUME Command	
ENHANCED BUFFERED PROGRAM Command	
UNLOCK BYPASS ENHANCED WRITE TO BUFFER PROGRAM Command	
ENHANCED BUFFER PROGRAM CONFIRM Command	
Erase Operations	35
CHIP ERASE Command	
UNLOCK BYPASS CHIP ERASE Command	
BLOCK ERASE Command	
UNLOCK BYPASS BLOCK ERASE Command	36
ERASE SUSPEND Command	
ERASE RESUME Command	
Block Protection Command Definitions – Address-Data Cycles	
Protection Operations	
LOCK REGISTER Commands	
PASSWORD PROTECTION Commands	
NONVOLATILE PROTECTION Commands	
NONVOLATILE PROTECTION BIT LOCK BIT Commands	
VOLATILE PROTECTION Commands	
EXTENDED MEMORY BLOCK Commands	
EXIT PROTECTION Command	



Device Protection	46
Hardware Protection	46
Software Protection	46
Volatile Protection Mode	47
Nonvolatile Protection Mode	47
Password Protection Mode	48
Dual Operations and Multiple Bank Architecture	50
Common Flash Interface	
Common Flash Interface (CFI)	52
Power-Up and Reset Characteristics	56
Absolute Ratings and Operating Conditions	59
DC Characteristics	
Read AC Characteristics	
Write AC Characteristics	64
Accelerated Program, Data Polling/Toggle AC Characteristics	69
Program/Erase Characteristics	
Package Dimensions	72
Revision History	74
Rev. B – 02/16	
Rev. A – 12/12	74



List of Figures

Figure 1:	Logic Diagram	. 8
	56-Pin TSOP (Top View)	
Figure 3:	64-Pin Fortified BGA and 64-Pin TBGA	10
Figure 4:	Banks A through D, x16 Mode	12
Figure 5:	Data Polling Flowchart	17
Figure 6:	Toggle Bit Flowchart	18
Figure 7:	Status Register Polling Flowchart	19
Figure 8:	Lock Register Program Flowchart	21
	WRITE TO BUFFER PROGRAM Flowchart	
Figure 10:	ENHANCED BUFFERED PROGRAM Flowchart	34
Figure 11:	Program/Erase Nonvolatile Protection Bit Algorithm	43
Figure 12:	Software Protection Scheme	49
Figure 13:	Power-Up Timing	56
Figure 14:	Reset AC Timing – No PROGRAM/ERASE Operation in Progress	57
Figure 15:	Reset AC Timing During PROGRAM/ERASE Operation	58
	AC Measurement Load Circuit	
Figure 17:	AC Measurement I/O Waveform	60
	Random Read AC Timing	
Figure 19:	Page Read AC Timing	63
Figure 20:	WE#-Controlled Program AC Timing	65
Figure 21:	CE#-Controlled Program AC Timing	67
Figure 22:	Chip/Block Erase AC Timing	68
Figure 23:	Accelerated Program AC Timing	69
	Data Polling AC Timing	
	Toggle/Alternative Toggle Bit Polling AC Timing	
	56-Pin TSOP – 14mm x 20mm	
Figure 27:	64-Ball TBGA – 10mm x 13mm	73



List of Tables

	Part Number Information	
Table 2: S	Signal names	. 7
Table 3: 5	Signal Descriptions	11
Table 4: 1	Bank Architecture	12
	Bus Operations	
Table 6: 5	Status Register Bit Definitions	15
Table 7: (Operations and Corresponding Bit Settings	16
Table 8: 1	Lock Register Bit Definitions	20
	Block Protection Status	
	Standard Command Definitions – Address-Data Cycles, 16-Bit	
Table 11:	Read Electronic Signature, Auto Select Mode and Programmer Method	25
Table 12:	Block protection	26
Table 13:	Block Protection Command Definitions – Address-Data Cycles, 16-Bit	38
	Extended Memory Block Address and Data	
	V _{PP} /WP# Functions	
Table 16:	Dual Operations Allowed in Other Banks	5(
	Dual Operations Allowed in Same Bank	
	Query structure overview	
	CFI query identification string	
	CFI query system interface information	
	Device geometry definition	
Table 22:	Primary algorithm-specific extended query	54
Table 23:	Security code area	55
	Power-Up Wait Timing Specifications	
Table 25:	Reset AC Characteristics	57
	Absolute Maximum/Minimum Ratings	
	Operating and AC Measurement Conditions	
	Input/Output Capacitance	
	DC Current Characteristics	
	DC Voltage Characteristics	
	Read AC Characteristics	
	WE#-Controlled Write AC Characteristics	
	CE#-Controlled Write AC Characteristics	
	Accelerated Program and Data Polling/Data Toggle AC Characteristics	
Table 35:	Program/Erase Characteristics	7]



General Description

The M29DW128G is a 128Mb (8Mb x 16) nonvolatile memory that can be read, erased, and reprogrammed. These operations can be performed using a single low voltage (2.7 to 3.6V) supply. Upon power-up, the device defaults to read mode.

The M29DW128G features an asymmetrical block architecture with 8 parameter and 62 main blocks divided into four banks (A, B, C, D) providing multiple bank operations. Four of the parameter blocks are at the top of the memory address space, and four are at the bottom. While programming or erasing in one bank, read operations are possible in any other bank.

An on-chip program/erase controller simplifies the process of programming or erasing the memory by taking care of all special operations required to update the memory contents. The end of a PROGRAM or ERASE operation can be detected and any error condition can be identified. The command set required to control the device is consistent with JEDEC standards.

The chip enable (CE#), output enable (OE#), and write enable (WE#) signals control the bus operation of the device and enable a simple connection to most microprocessors, often without additional logic.

The M29DW supports asynchronous random read and page read from all blocks of the array. It features a write to buffer program capability that improves throughput by programming a buffer of 32 words in one command sequence. Also, the enhanced buffered program capability improves throughput by programming 256 words in one command sequence. The device $V_{\rm PP}/WP\#$ signal enables faster programming.

The device has one extra 256-word block (extended block, 128 words factory locked and 128 words customer lockable) that can be accessed using a dedicated command. The extended block can be protected and is useful for storing security information. However, the protection is irreversible; once protected, the protection cannot be undone.

Each block can be erased independently, making it possible to preserve valid data while old data is erased.

The device features different levels of hardware and software block protection to avoid unwanted program or erase (modify):

- Hardware protection: $V_{PP}/WP\#$ provides hardware protection of the four outermost parameter blocks (two at the top and two at the bottom of the address space)
- Software protection: volatile protection, nonvolatile protection, password protection

Additional protection features are available upon customer request.

The device is offered in 56-pin TSOP (14mm x 20mm) and 64-pin TBGA (10mm x 13mm, 1mm pitch) packages. The device is delivered with all bits erased (set to 1).

Table 2: Signal names

Name	Description	Direction
A[22:0]	Address inputs	Inputs
DQ[15:0]	Data inputs/outputs	I/O
CE#	Chip enable	Input
OE#	Output enable	Input




Table 2: Signal names (Continued)

Name	Description	Direction
WE#	Write enable	Input
RST#	Reset	Input
RY/BY#	Ready/busy output	Output
V _{CCQ}	Input/output buffer supply voltage	Supply
V _{CC}	Supply voltage	Supply
V _{PP/} WP#	V _{PP} /write protect	Supply/Input
V _{SS}	Ground	-
NC	Not connected	_

Note: 1. ¹ V_{PP}/WP# may be left floating as it is internally connected to a pull-up resistor which enables program/erase operations.

Figure 1: Logic Diagram





Signal Assignments

Figure 2: 56-Pin TSOP (Top View)






Figure 3: 64-Pin Fortified BGA and 64-Pin TBGA

	1	2	3	4	5	6	7	8
Α	NC)	(A3)	(A7)	(RY/BY#)	WE#	(A9)	(A13)	(NC)
В	(NC)	(A4)	(A17)	(V _{PP} WP#)	(RST#)	(A8)	(A12)	(A22)
С	(NC)	(A2)	(A6)	(A18)	(A21)	(A10)	(A14)	(NC)
D	(NC)	(A1)	(A5)	(A20)	(A19)	(A11)	(A15)	(Vccq)
E	(NC)	(A0)	(DQ0)	(DQ2)	(DQ5)	(DQ7)	(A16)	(V _{SS})
F	(Vcca)	(CE#)	(DQ8)	(DQ10)	(DQ12)	(DQ14)	(NC)	(NC)
G	(NC)	OE#	(DQ9)	(DQ11)	(V _{CC})	(DQ13)	(DQ15)	(NC)
н	(NC)	(V _{SS})	(DQ1)	(DQ3)	(DQ4)	(DQ6)	(V _{SS})	(NC)



Signal Descriptions

The signal description table below is a comprehensive list of signals for this device family. All signals listed may not be supported on this device. See Signal Assignments for information specific to this device.

Table 3: Signal Descriptions

Name	Туре	Description
A[MAX:0]	Input	Address: Selects the cells in the array to access during READ operations. During WRITE operations, they control the commands sent to the command interface of the program/erase controller.
DQ[15:0]	I/O	Data I/O: Outputs the data stored at the selected address during a READ operation. During WRITE operations, they represent the commands sent to the command interface of the internal state machine. During bus write operations the command register does not use DQ8-DQ15 bits that should be also ignored when reading the status register.
CE#	Input	Chip enable: Activates the device, enabling READ and WRITE operations to be performed. When CE# is HIGH, the device goes to standby and data outputs are at HIGH-Z.
OE#	Input	Output enable: Controls the bus READ operation.
WE#	Input	Write enable: Controls the bus WRITE operation of the command interface.
V _{PP} /WP#	Input	V_{PP}/Write Protect: Provides WRITE PROTECT function and V _{PPH} function to protect the four outermost blocks; that is, the two 32KW blocks at the top and the two 32KW blocks at the bottom of the address space. This enables the device to enter unlock bypass mode in these blocks, respectively. (Refer to Hardware Protection and Bypass Operations for details.)
RST#	Input	Reset: Applies a hardware reset to the device, which is achieved by holding RST# LOW for at least [†] PLPX. After RST# goes HIGH, the device is ready for READ and WRITE operations (after [†] PHEL or [†] RHEL, whichever occurs last). See RESET AC Specifications for more details.
RY/BY#	Output	Ready busy: Open-drain output that can be used to identify when the device is performing a PROGRAM or ERASE operation. During PROGRAM or ERASE operations, RY/BY# is LOW, and is High-Z during read mode, auto select mode, and erase suspend mode. After a hardware reset, READ and WRITE operations cannot begin until RY/BY# goes High-Z (see RESET AC Specifications for more details). The use of an open-drain output enables the RY/BY# pins from several devices to be connected to a single pull-up resistor to V _{CCQ} . A low value will then indicate that one (or more) of the devices is (are) busy.
V _{CC}	Supply	Supply voltage: Provides the power supply for READ, PROGRAM, and ERASE operations. The command interface is disabled when $V_{CC} \ll V_{LKO}$. This prevents WRITE operations from accidentally damaging the data during power-up, power-down, and power surges. If the program/erase controller is programming or erasing during this time, then the operation aborts and the contents being altered will be invalid. A $0.1\mu F$ capacitor should be connected between V_{CC} and V_{SS} to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during PROGRAM and ERASE operations (see DC Characteristics).
V _{CCQ}	Supply	I/O supply voltage: Provides the power supply to the I/O pins and enables all outputs to be powered independently from V _{CC} .
V _{SS}	Supply	Ground: All V _{SS} pins must be connected to the system ground.
RFU		Reserved for future use: RFUs should be not connected.



Memory Organization

The M29DW128G features an asymmetrical block architecture with 8 parameter and 62 main blocks divided into four banks providing multiple bank operations. Four parameter blocks are at the top of the memory address space and four are at the bottom.

Table 4: Bank Architecture

Bank	Bank Size	Parameter I	Blocks	Main Blocks		
		Number of Blocks	Block Size	Number of Blocks	Block Size	
А	16Mb	4	32 Kwords	7	128 Kwords	
В	48Mb	_	-	24	128 Kwords	
С	48Mb	_	-	24	128 Kwords	
D	16Mb	4	32 Kwords	7	128 Kwords	

Address lines A22-A0

Figure 4: Banks A through D, x16 Mode

000000h 400000h 32 Kwords 128 Kwords 007FFFh 41FFFFh Total of 4 Total of 24 Bank C parameter main blocks blocks 018000h 6E0000h 32 Kwords 128 Kwords 01FFFFh 6FFFFFh Bank A 020000h 700000h 128 Kwords 128 Kwords 03FFFFh 71FFFFh Total of 7 Total of 7 main blocks main blocks 0E0000h 7C0000h 128 Kwords 128 Kwords 0FFFFFh 7DFFFFh Bank D 100000h 7E0000h 128 Kwords 32 Kwords 11FFFFh 7F7FFFh Total of 24 Total of 4 Bank B main blocks parameter blocks 7F8000h 3E0000h 128 Kwords 32 Kwords 3FFFFFh 7FFFFFh



Bus Operations

Table 5: Bus Operations

Notes 1 through 3 apply to entire table

						Address Inputs	Data Inputs/ Outputs
Operation	CE#	OE#	WE#	RST#	V _{PP} /WP#	A[MAX], A[0]	DQ[15:0]
READ	L	L	Н	Н	X	Cell address	Data output
WRITE	L	Н	L	Н	X ⁴	Command address	Data input ⁵
STANDBY	Н	Х	Х	Н	Х	X	High-Z
OUTPUT DISABLE	L	Н	Н	Н	Х	Х	High-Z
RESET	Х	Х	Х	L	Х	X	High-Z

Notes:

- 1. Typical glitches of less than 5ns on CE#, WE#, and RST# are ignored by the device and do not affect bus operations.
- 2. $H = Logic level HIGH (V_{IH})$; $L = Logic level LOW (V_{IL})$; X = HIGH or LOW.
- 3. Dual operations are possible with the device multiple bank architecture. While programming or erasing in one bank, read operations are possible in any of the other banks. Write operations are only allowed in one bank at a time.
- 4. To write the four outermost parameter blocks (first two and the last two) $V_{PP}/WP\#$ must be equal to V_{IH} .
- Data input is required when issuing a command sequence or when performing data polling or block protection.

Read

Bus READ operations read from the memory cells, registers, or CFI space. To accelerate the READ operation, the memory array can be read in page mode where data is internally read and stored in a page buffer.

Page size is 8 words and is addressed by address inputs A[2:0]. The extended memory blocks and CFI area do not support page read mode.

A valid bus READ operation involves setting the desired address on the address inputs, taking CE# and OE# LOW, and holding WE# HIGH. The data I/Os will output the value. (See AC Characteristics for details about when the output becomes valid.)

Write

Bus WRITE operations write to the command interface. A valid bus WRITE operation begins by setting the desired address on the address inputs. The address inputs are latched by the command interface on the falling edge of CE# or WE#, whichever occurs last. The data I/Os are latched by the command interface on the rising edge of CE# or WE#, whichever occurs first. OE# must remain HIGH during the entire bus WRITE operation. (See AC Characteristics for timing requirement details.)



128Mb: 3V Embedded Parallel NOR Flash Bus Operations

Standby and Automatic Standby

Driving CE# HIGH in read mode causes the device to enter standby, and data I/Os to be High-Z. To reduce the supply current to the standby supply current (I_{CC2}), CE# must be held within V_{CC} ±0.3V. (See DC Characteristics.)

During PROGRAM or ERASE operations the device will continue to use the program/ erase supply current (I_{CC3}) until the operation completes.

Automatic standby allows the memory to achieve low power consumption during read mode. After a READ operation, if CMOS levels (VCC \pm 0.3 V) are used to drive the bus and the bus is inactive for tAVQV + 30ns or more, the memory enters automatic standby where the internal supply current is reduced to the standby supply current, ICC2 (see DC characteristics). The data inputs/outputs still output data if a READ operation is in progress. Depending on load circuits connected with data bus, VCCQ, can have a null consumption when the memory enters automatic standby.

Output Disable

Data I/Os are High-Z when OE# is HIGH.

Reset

During reset mode the device is deselected and the outputs are High-Z. The device is in reset mode when RST# is LOW. The power consumption is reduced to the standby level, independently from CE#, OE#, or WE# inputs.



Registers

Status Register

Table 6: Status Register Bit Definitions

Note 1 applies to entire table

Bit	Name	Settings	Description	Notes
DQ7	Data polling bit	0 or 1, depending on operations	Monitors whether the program/erase controller has successfully completed its operation, or has responded to an ERASE SUSPEND operation.	2, 3, 4
DQ6	Toggle bit	Toggles: 0 to 1; 1 to 0; and so on	Monitors whether the program/erase controller has successfully completed its operations, or has responded to an ERASE SUSPEND operation. During a PROGRAM/ERASE operation, DQ6 toggles from 0 to 1, 1 to 0, and so on, with each successive READ operation from any address.	3, 4, 5
DQ5	Error bit	0 = Success 1 = Failure	Identifies errors detected by the program/erase controller. DQ5 is set to 1 when a PROGRAM, BLOCK ERASE, or CHIP ERASE operation fails to write the correct data to the memory.	4, 6
DQ3	Erase timer bit	0 = Erase not in progress 1 = Erase in progress	Identifies the start of program/erase controller operation during a BLOCK ERASE command. Before the program/erase controller starts, this bit set to 0, and additional blocks to be erased can be written to the command interface.	4
DQ2	Alternative toggle bit	Toggles: 0 to 1; 1 to 0; and so on	Monitors the program/erase controller during ERASE operations. During CHIP ERASE, BLOCK ERASE, and ERASE SUSPEND operations, DQ2 toggles from 0 to 1, 1 to 0, and so on, with each successive READ operation from addresses within the blocks being erased.	3, 4
DQ1	Buffered program abort bit	1 = Abort	Indicates a BUFFER PROGRAM operation abort. The BUFFERED PROGRAM ABORT and RESET command must be issued to return the device to read mode (see WRITE TO BUFFER PROGRAM command).	

Notes:

- 1. The status register can be read during PROGRAM, ERASE, or ERASE SUSPEND operations; the READ operation outputs data on DQ[7:0].
- 2. For a PROGRAM operation in progress, DQ7 outputs the complement of the bit being programmed. For a READ operation from the address previously programmed successfully, DQ7 outputs existing DQ7 data. For a READ operation from addresses with blocks to be erased while an ERASE SUSPEND operation is in progress, DQ7 outputs 0; upon successful completion of the ERASE SUSPEND operation, DQ7 outputs 1. For an ERASE operation in progress, DQ7 outputs 0; upon either operation's successful completion, DQ7 outputs 1.
- 3. After successful completion of a PROGRAM or ERASE operation, the device returns to read mode.
- 4. During erase suspend mode, READ operations to addresses within blocks not being erased output memory array data as if in read mode. A protected block is treated the same as a block not being erased. See the Toggle Flowchart for more information.
- 5. During erase suspend mode, DQ6 toggles when addressing a cell within a block being erased. The toggling stops when the program/erase controller has suspended the ERASE operation. See the Toggle Flowchart for more information.

128Mb: 3V Embedded Parallel NOR Flash Registers

6. When DQ5 is set to 1, a READ/RESET command must be issued before any subsequent command.

Table 7: Operations and Corresponding Bit Settings


Note 1 applies to entire table

Operation	Address	DQ7	DQ6	DQ5	DQ3	DQ2	DQ1	RY/BY#	Notes
PROGRAM	Any address	DQ7#	Toggle	0	_	No toggle	0	0	2
PROGRAM during ERASE SUSPEND	Any address	DQ7#	Toggle	0	_	-	-	0	
BUFFERED PROGRAM ABORT	Any address	DQ7#	Toggle	0	_	-	1	0	2
PROGRAM error	Any address	DQ7#	Toggle	1	_	-	_	High-Z	
CHIP ERASE	Any address	0	Toggle	0	1	Toggle	_	0	
BLOCK ERASE	Erasing block	0	Toggle	0	0 Toggle		_	0	
before time-out	Non-erasing block	0	Toggle	0	0	No toggle	_	0	
BLOCK ERASE	Erasing block	0	Toggle	0	1	Toggle	_	0	
	Non-erasing block	0	Toggle	0	1	No toggle	_	0	
ERASE SUSPEND	Erasing block	1	No toggle	0	_	Toggle	_	High-Z	
	Non-erasing block	Outp	uts memory a	rray data	as if in re	ad mode	_	High-Z	
BLOCK ERASE error	Good block address	0	Toggle	1	1	No toggle	-	High-Z	
	Faulty block address	0	Toggle	1	1	Toggle	-	High-Z	

- Notes: 1. Unspecified data bits should be ignored.
 - 2. DQ7# for buffer program is related to the last address location loaded.



Figure 5: Data Polling Flowchart




Notes: 1. Valid address is the address being programmed or an address within the block being erased.

2. Failure results: DQ5 = 1 indicates an operation error; DQ1 = 1 indicates a WRITE TO BUFFER PROGRAM ABORT operation.




Figure 6: Toggle Bit Flowchart



Note: 1. Failure results: DQ5 = 1 indicates an operation error; DQ1 = 1 indicates a WRITE TO BUFFER PROGRAM ABORT operation.



Figure 7: Status Register Polling Flowchart





Lock Register

Table 8: Lock Register Bit Definitions

Note 1 applies to entire table

Bit	Name	Settings	Description	Notes
DQ[15:5]	RFU	-	Reserved for future use	
DQ4	Volatile lock boot bit	Programmable	Sets default values for volatile block protection; when this bit is programmed, blocks are protected at power-up.	
DQ3	RFU	_	Reserved for future use	
DQ2	Password protection mode lock bit	0 = Password protection enabled 1 = Password protection disabled (Default)	Places the device permanently in password protection mode.	2
DQ1	Nonvolatile protection mode lock bit	0 = Nonvolatile protection enabled with password protection permanent- ly disabled 1 = Nonvolatile protection enabled (Default)	Places the device in nonvolatile protection mode with password protection mode permanently disabled. When shipped from the factory, the device will operate in nonvolatile protection mode, and the memory blocks are unprotected.	2
DQ0	Extended memory block protection bit	0 = Protected 1 = Unprotected (Default)	If the device is shipped with the extended memory block unlocked, the block can be protected by setting this bit to 0. The extended memory block protection status can be read in auto select mode by issuing an AUTO SELECT command.	

- Notes: 1. The lock register is a 16-bit, one-time programmable register. Reserved bits DQ[15:5] and DQ3 are set to a default value of 1 and during a PROGRAM operation, they must be held to that a value.
 - 2. The password protection mode lock bit and nonvolatile protection mode lock bit cannot both be programmed to 0. Any attempt to program one while the other is programmed causes the operation to abort, and the device returns to read mode. The device is shipped from the factory with the default setting.

Table 9: Block Protection Status

Nonvolatile Protection Bit Lock Bit ¹	Nonvolatile Protection Bit ²	Volatile Protection Bit ³	Block Protection Status	Block Protection Status						
0	0	x	01h	Block protected by (unchangeable) nonvolatile protection bit.						
0	1	1	00h	Block unprotected; nonvolatile protection bit unchangeable.						
0	1	0	01h	Block protected by volatile protection bit; nonvolatile protection bit unchangeable.						
1	0	Х	01h	Block protected by (changeable) nonvolatile protection bit.						
1	1	0	01h	Block protected by volatile protection bit; nonvolatile protection bit changeable.						




Table 9: Block Protection Status (Continued)

	Nonvolatile		Block	
Protection Bit Lock Bit ¹	Protection Bit ²	Protection Bit ³	Protection Status	Block Protection Status
1	1	1	00h	Block unprotected; nonvolatile protection bit changeable.

Notes:

- 1. Nonvolatile protection bit lock bit: when cleared to 1, all nonvolatile protection bits are unlocked; when set to 0, all nonvolatile protection bits are locked.
- 2. Block nonvolatile protection bit: when cleared to 1, the block is unprotected; when set to 0, the block is protected.
- 3. Block volatile protection bit: when cleared to 1, the block is unprotected; when set to 0, the block is protected.

Figure 8: Lock Register Program Flowchart



Note: 1. Each lock register bit can be programmed only once. See the Block Protection Command Definitions table for address-data cycle details.

Standard Command Definitions – Address-Data Cycles

Table 10: Standard Command Definitions - Address-Data Cycles, 16-Bit

Note 1 applies to entire table

		Address and Data Cycles												
Command and Bus		1st		2r	nd	3r	d	41	th	51	th	6	th	
Code/Subcode	Size	Α	D	Α	D	Α	D	Α	D	Α	D	Α	D	Notes
READ and AUTO SELEC	T Ope	rations										•	_	
READ/RESET (F0h)	x16	Х	F0											
		555	AA	2AA	55	Х	F0							
READ CFI (98h)	x16	ВКА	98											
UNLOCK BYPASS READ CFI (98h)	x16	BKA AAA	98											
AUTO SELECT (90h)	x16	555	AA	2AA	55	BKA 555	90	Note 2	Note 2					2, 3, 4
BYPASS Operations					1		I		1					
UNLOCK BYPASS (20h)	x16	555	AA	2AA	55	555	20							
UNLOCK BYPASS RESET (90h/00h)	x16	Х	90	Х	00									
PROGRAM Operations			1		1									
PROGRAM (A0h)	x16	555	AA	2AA	55	555	A0	PA	PD					
UNLOCK BYPASS PROGRAM (A0h)	x16	Х	A0	PA	PD				•					5
WRITE TO BUFFER PROGRAM (25h)	x16	555	AA	2AA	55	BAd	25	BAd	N	PA	PD			6, 7, 8
UNLOCK BYPASS WRITE TO BUFFER PROGRAM (25h)	x16	BAd	25	BAd	N	PA	PD							5
WRITE TO BUFFER PROGRAM CONFIRM (29h)	x16	BAd	29		•									
BUFFERED PROGRAM ABORT and RESET (F0h)	x16	555	AA	2AA	55	555	F0							
ENHANCED BUFFERED PROGRAM (33h)	x16	555	AA	2AA	55	BAd	Data							9
UNLOCK BYPASS ENHANCED BUFFERED PROGRAM (33h)	x16	BAd	33	BAd (00)	Data	BAd (01)	Data							9
ENHANCED BUFFERED PROGRAM CONFIRM (29h)	x16	BAd (00)	29											



128Mb: 3V Embedded Parallel NOR Flash Standard Command Definitions – Address-Data Cycles

Table 10: Standard Command Definitions - Address-Data Cycles, 16-Bit (Continued)

Note 1 applies to entire table

						Addres	s and	Data	Cycles					
Command and	Bus	1st		2n	d	3r	d	4t	:h	5th		6th		
Code/Subcode	Size	Α	D	Α	D	Α	D	Α	D	Α	D	Α	D	Notes
PROGRAM SUSPEND (B0h)	x16	ВКА	В0											
PROGRAM RESUME x16 BKA 30 (30h)														
WRITE TO BUFFER PRO- GRAM SUSPEND (B0h)														
WRITE TO BUFFER PRO- GRAM RESUME (30h)	x16	BAd	30											
ERASE Operations														
CHIP ERASE (80/10h)	x16	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10	
UNLOCK BYPASS CHIP ERASE (80/10h)	x16	Х	80	Х	10									5
BLOCK ERASE (80/30h)	x16	555	AA	2AA	55	555	80	555	AA	2AA	55	BAd	30	10
UNLOCK BYPASS x16 X 80 BAd 30 BLOCK ERASE (80/30h)											5			
ERASE SUSPEND (B0h)	x16	BKA	В0		•									
ERASE RESUME (30h)	x16	BKA	30											

Notes

- 1. A = Address; D = Data; X = "Don't Care;" BKA = Bank address; BAd = Any address in the block; N = Number of bytes to be programmed; PA = Program address; PD = Program data; Gray shading = Not applicable. All values in the table are hexadecimal. Some commands require both a command code and subcode.
- 2. These cells represent READ cycles (versus WRITE cycles for the others).
- 3. AUTO SELECT enables the device to read the manufacturer code, device code, block protection status, and extended memory block protection indicator.
- 4. AUTO SELECT addresses and data are specified in the Electronic Signature table and the Extended Memory Block Protection table.
- 5. For any UNLOCK BYPASS ERASE/PROGRAM command, the first two UNLOCK cycles are unnecessary.
- 6. BAd must be the same as the address loaded during the WRITE TO BUFFER PROGRAM 3rd and 4th cycles.
- 7. WRITE TO BUFFER PROGRAM operation: maximum cycles 36 (x16). UNLOCK BYPASS WRITE TO BUFFER PROGRAM operation: maximum cycles = 34 (x16). WRITE TO BUFFER PROGRAM operation: N + 1 = bytes to be programmed; maximum buffer size = 32 words (x16).
- 8. For x16, A[MAX:5] address pins should remain unchanged while A[4:0] pins are used to select a word within the N + 1 word page.
- 9. The following is content for address-data cycle 259: BAd (FF) Data.
- BLOCK ERASE address cycles can extend beyond six address-data cycles, depending on the number of blocks to erase.

128Mb: 3V Embedded Parallel NOR Flash READ and AUTO SELECT Operations

READ and AUTO SELECT Operations

READ/RESET Command

The READ/RESET (F0h) command returns the device to read mode and resets the errors in the status register. One or three bus WRITE operations can be used to issue the READ/RESET command.

To return the device to read mode, this command can be issued between bus WRITE cycles before the start of a PROGRAM or ERASE operation. If the READ/RESET command is issued during the timeout of a BLOCK ERASE operation, the device requires up to 10µs to abort, during which time no valid data can be read.

This command will not abort a PROGRAM operation when issued during a program suspend, or an ERASE operation when issued during an erase suspend.

READ CFI Command

The READ CFI (98h) command puts the device in read CFI mode and is only valid when the device is in read array or auto select mode. One bus WRITE cycle is required to issue the command.

Once in read CFI mode, bus READ operations will output data from the CFI memory area (Refer to the Common Flash Interface for details). A READ/RESET command must be issued to return the device to the previous mode (read array or auto select). A second READ/RESET command is required to put the device in read array mode from auto select mode.

UNLOCK BYPASS READ CFI Command

The UNLOCK BYPASS READ CFI (98h) command enables the device to read the CFI when the device is in the unlock bypass mode.

Once in read CFI mode, bus READ operations will output data from the CFI memory area (Refer to the Common Flash Interface for details). A READ/RESET command must be issued to return the device to the previous mode (read array or auto select). A second READ/RESET command is required to put the device in read array mode from auto select mode.

AUTO SELECT Command

At power-up or after a hardware reset, the device is in read mode. It can then be put in auto select mode by issuing an AUTO SELECT (90h) command. Auto select mode enables the following device information to be read:

- Electronic signature, which includes manufacturer and device code information as shown in the Electronic Signature tables.
- Block protection, which includes the block protection status and extended memory block protection indicator, as shown in the Block Protection tables.

For example, auto select mode can be used by the programming equipment to automatically match a device with the application code to be programmed.

Electronic signature or block protection information is read by executing a READ operation with control signals and addresses set, as shown in the Read Electronic Signature



128Mb: 3V Embedded Parallel NOR Flash READ and AUTO SELECT Operations

tables or the Block Protection tables, respectively. If the block is protected, then 01h is output on data input/outputs DQ0-DQ7, otherwise 00h is output.

Three consecutive bus WRITE operations are required to issue an AUTO SELECT command. The device remains in auto select mode until a READ/RESET or READ CFI command is issued.

The device cannot enter auto select mode when a PROGRAM or ERASE operation is in progress (RY/BY# LOW) unless the operation is suspended by a PROGRAM SUSPEND or ERASE SUSPEND command.

Auto select mode is exited by performing a reset. The device returns to read mode unless it entered auto select mode after an ERASE SUSPEND or PROGRAM SUSPEND command, in which case it returns to erase or program suspend mode.

Table 11: Read Electronic Signature, Auto Select Mode and Programmer Method

					Address inputs										
Read cycle ¹	E#	G#	W#	A[22:12]	A[11:10]	Α9	A8	A[7:6]	A[5:4]	А3	A2	A1	A0	DQ[15:0]	
Manufacturer code	V _{IL}	V _{IL}	V _{IH}	ВКА	Х	Х	X	V_{IL}	Х	V _{IL}	V _{IL}	V _{IL}	V _{IL}	0020h	
Device code (cycle 1)									V _{IL}	V _{IL}	V _{IL}	V _{IL}	V _{IH}	227Eh	
Device code (cycle 2)										V _{IH}	V _{IH}	V _{IH}	V _{IL}	2220h	
Device code (cycle 3)										V _{IH}	V _{IH}	V _{IH}	V _{IH}	2202h	

Note: 1. $X = V_{IL}$ or V_{IH} .



Table 12: Block protection

				V _{PP} /			Ac	ddre			Data IO					
E#	G#	W#	RP#		A[22:12]	A[11:10]	А9	A8	A7	A6	A[5:4]	A[3:2]	A1	A0	Bits	Value
Ор	Operation: Verify extended memory block indicator bit															
V_{IL}	V_{IL}	V_{IH}	V_{IH}	V_{IH}	BKA	Х	Χ	Х	V _{IL}	V_{IL}	V _{IL}	V _{IL}	V_{IH}	V_{IH}	DQ[15:8]	0
															DQ7	1 = factory locked
															DQ6	1 = customer locked, 0 = customer lockable
															DQ5	1 = reserved, 0 = standard
															DQ[4:3]	00 = WP# protects 4 outermost blocks, 11 = No WP# protection (hardware write protection)
															DQ[2:0]	0
Ор	erat	ion:	Verify	y bloc	k protecti	on status										
V _{IL}	V _{IL}	V _{IH}	V _{IH}	V _{IH}	BAd	Х	Х	Х	V _{IL}	V _{IL}	V _{IL}	V _{IL}	V _{IH}	V _{IL}		0000h (unprotected) 0001h (protected)

Note: 1. $X = V_{IL}$ or V_{IH} . BAd any address in the block, BKA bank address.



Bypass Operations

UNLOCK BYPASS Command

The UNLOCK BYPASS (20h) command is used to place the device in unlock bypass mode. Three bus WRITE operations are required to issue the UNLOCK BYPASS command.

When the device enters unlock bypass mode, the two initial UNLOCK cycles required for a standard PROGRAM or ERASE operation are not needed, thus enabling faster total program or erase time.

The UNLOCK BYPASS command is used in conjunction with UNLOCK BYPASS PRO-GRAM or UNLOCK BYPASS ERASE commands to program or erase the device faster than with standard PROGRAM or ERASE commands. When the cycle time to the device is long, considerable time savings can be gained by using these commands. When in unlock bypass mode, only the following commands are valid:

- The UNLOCK BYPASS PROGRAM command can be issued to program addresses within the device.
- The UNLOCK BYPASS BLOCK ERASE command can then be issued to erase one or more memory blocks.
- The UNLOCK BYPASS CHIP ERASE command can be issued to erase the whole memory array.
- The UNLOCK BYPASS WRITE TO BUFFER PROGRAM and UNLOCK BYPASS EN-HANCED WRITE TO BUFFER PROGRAM commands can be issued to speed up the programming operation.
- The UNLOCK BYPASS READ CFI command can be issued to read the CFI when the memory is in the unlock bypass mode.
- The UNLOCK BYPASS RESET command can be issued to return the device to read mode.

In unlock bypass mode, the device can be read as if in read mode.

In addition to the UNLOCK BYPASS command, when $V_{PP}/WP\#$ is raised to V_{PPH} , the device automatically enters unlock bypass mode. When $V_{PP}/WP\#$ returns to V_{IH} or V_{IL} , the device is no longer in unlock bypass mode and normal operation resumes. The transitions from V_{IH} to V_{PPH} and from V_{PPH} to V_{IH} must be slower than tVHVPP (see the Accelerated Program, Data Polling/Toggle AC Characteristics).

Note: Micron recommends the user enter and exit unlock bypass mode using ENTER UNLOCK BYPASS and UNLOCK BYPASS RESET commands rather than raising $V_{PP}/WP\#$ to V_{PPH} . $V_{PP}/WP\#$ should never be raised to V_{PPH} from any mode except read mode; otherwise, the device may be left in an indeterminate state.

UNLOCK BYPASS RESET Command

The UNLOCK BYPASS RESET (90/00h) command is used to return to read/reset mode from unlock bypass mode. Two bus WRITE operations are required to issue the UNLOCK BYPASS RESET command. The READ/RESET command does not exit from unlock bypass mode.



Program Operations

PROGRAM Command

The PROGRAM (A0h) command can be used to program a value to one address in the memory array. The command requires four bus WRITE operations, and the final WRITE operation latches the address and data in the internal state machine and starts the program/erase controller. After programming has started, bus READ operations output the status register content.

Programming can be suspended and then resumed by issuing a PROGRAM SUSPEND command and a PROGRAM RESUME command, respectively.

If the address falls in a protected block, the PROGRAM command is ignored, and the data remains unchanged. The status register is not read, and no error condition is given.

After the PROGRAM operation has completed, the device returns to read mode, unless an error has occurred. When an error occurs, bus READ operations to the device continue to output the status register. Bus READ operations from banks different from those that include the blocks being erased output the memory array content. A READ/RESET command must be issued to reset the error condition and return the device to read mode.

The PROGRAM command cannot change a bit set to 0 back to 1, and an attempt to do so is masked during a PROGRAM operation. Instead, an ERASE command must be used to set all bits in one memory block or in the entire memory from 0 to 1.

The PROGRAM operation is aborted by performing a reset or by powering-down the device. In this case, data integrity cannot be ensured, and it is recommended that the words or bytes that were aborted be reprogrammed.

UNLOCK BYPASS PROGRAM Command

When the device is in unlock bypass mode, the UNLOCK BYPASS PROGRAM (A0h) command can be used to program one address in the memory array. The command requires two bus WRITE operations instead of four required by a standard PROGRAM command; the final WRITE operation latches the address and data and starts the program/erase controller (The standard PROGRAM command requires four bus WRITE operations). The PROGRAM operation using the UNLOCK BYPASS PROGRAM command behaves identically to the PROGRAM operation using the PROGRAM command. The operation cannot be aborted. A bus READ operation to the memory outputs the status register.

WRITE TO BUFFER PROGRAM Command

The WRITE TO BUFFER PROGRAM (25h) command makes use of the 32-word program buffer to speed up programming. A maximum of 32 words can be loaded into the program buffer. The WRITE TO BUFFER PROGRAM command dramatically reduces system programming time compared to the standard non-buffered PROGRAM command.

When issuing a WRITE TO BUFFER PROGRAM command, $V_{PP}/WP\#$ can be either held HIGH or raised to V_{PPH} . Also, it can be held LOW if the block is not the lowest or highest block, depending on the part number. The following successive steps are required to issue the WRITE TO BUFFER PROGRAM command:



128Mb: 3V Embedded Parallel NOR Flash Program Operations

First, two UNLOCK cycles are issued. Next, a third bus WRITE cycle sets up the WRITE TO BUFFER PROGRAM command. The set-up code can be addressed to any location within the targeted block. Then, a fourth bus WRITE cycle sets up the number of words/bytes to be programmed. Value n is written to the same block address, where n+1 is the number of words/bytes to be programmed. Value n+1 must not exceed the size of the program buffer, or the operation will abort. A fifth cycle loads the first address and data to be programmed. Last, n bus WRITE cycles load the address and data for each word/byte into the program buffer. Addresses must lie within the range from *the start address* +1 to *the start address* +(n-1).

Optimum programming performance and lower power usage are achieved by aligning the starting address at the beginning of a 32-word boundary. Any buffer size smaller than 32 words is allowed within a 32-word boundary, while all addresses used in the operation must lie within the 32-word boundary. In addition, any crossing boundary buffer program will result in a program abort.

To program the content of the program buffer, this command must be followed by a WRITE TO BUFFER PROGRAM CONFIRM command.

If an address is written several times during a WRITE TO BUFFER PROGRAM operation, the address/data counter will be decremented at each data load operation, and the data will be programmed to the last word loaded into the buffer.


Invalid address combinations or the incorrect sequence of bus WRITE cycles will abort the WRITE TO BUFFER PROGRAM command.

The status register bits DQ1, DQ5, DQ6, DQ7 can be used to monitor the device status during a WRITE TO BUFFER PROGRAM operation.

The WRITE BUFFER PROGRAM command should not be used to change a bit set to 0 back to 1, and an attempt to do so is masked during the operation. Rather than the WRITE BUFFER PROGRAM command, the ERASE command should be used to set memory bits from 0 to 1.



Figure 9: WRITE TO BUFFER PROGRAM Flowchart



Notes:

- 1. n + 1 is the number of addresses to be programmed.
- 2. The BUFFERED PROGRAM ABORT and RESET command must be issued to return the device to read mode.
- 3. When the block address is specified, any address in the selected block address space is acceptable. However, when loading program buffer address with data, all addresses must fall within the selected program buffer page.
- 4. DQ7 must be checked because DQ5 and DQ7 may change simultaneously.
- 5. If this flowchart location is reached because DQ5 = 1, then the WRITE TO BUFFER PRO-GRAM command failed. If this flowchart location is reached because DQ1 = 1, then the WRITE TO BUFFER PROGRAM command aborted. In both cases, the appropriate RESET command must be issued to return the device to read mode: A RESET command if the operation failed; a WRITE TO BUFFER PROGRAM ABORT AND RESET command if the operation aborted.
- 6. See the Standard Command Definitions Address-Data Cycles, 16-Bit table for details about the WRITE TO BUFFER PROGRAM command sequence.



UNLOCK BYPASS WRITE TO BUFFER PROGRAM Command

When the device is in unlock bypass mode, the UNLOCK BYPASS WRITE TO BUFFER (25h) command can be used to program the device in fast program mode. The command requires two bus WRITE operations fewer than the standard WRITE TO BUFFER PROGRAM command.

The UNLOCK BYPASS WRITE TO BUFFER PROGRAM command behaves the same way as the WRITE TO BUFFER PROGRAM command: the operation cannot be aborted, and a bus READ operation to the memory outputs the status register. Bus READ operations from banks different from those that include the blocks being erased output the memory array content.

The WRITE TO BUFFER PROGRAM CONFIRM command is used to confirm an UNLOCK BYPASS WRITE TO BUFFER PROGRAM command and to program the n+1 words/bytes loaded in the program buffer by this command.

WRITE TO BUFFER PROGRAM CONFIRM Command

The WRITE TO BUFFER PROGRAM CONFIRM (29h) command is used to confirm a WRITE TO BUFFER PROGRAM command and to program the n+1 words/bytes loaded in the program buffer by this command.

BUFFERED PROGRAM ABORT AND RESET Command

A BUFFERED PROGRAM ABORT AND RESET (F0h) command must be issued to abort the WRITE TO BUFFER PROGRAM and ENHANCED BUFFERED PROGRAM operations and reset the device in read mode. The buffer programming sequence can be aborted in the following ways:

- Load a value that is greater than the page buffer size during the number of locations to program in the WRITE TO BUFFER PROGRAM command.
- Write to an address in a different block than the one specified during the WRITE BUF-FER LOAD command.
- Write an address/data pair to a different write buffer page than the one selected by the starting address during the program buffer data loading stage of the operation.
- Write data other than the CONFIRM command after the specified number of data load cycles.
- Load address/data pairs in an incorrect sequence during the enhanced buffered program.

The abort condition is indicated by DQ1 = 1, DQ7 = DQ7# (for the last address location loaded), DQ6 = toggle, and DQ5 = 0 (all of which are status register bits). A BUFFERED PROGRAM ABORT and RESET command sequence must be written to reset the device for the next operation.

Note: The full three-cycle BUFFERED PROGRAM ABORT and RESET command sequence is required when using buffer programming features in unlock bypass mode.

PROGRAM SUSPEND Command

The PROGRAM SUSPEND (B0h) command can be used to interrupt a program operation so that data can be read from any block. When the PROGRAM SUSPEND command is issued during a program operation, the device suspends the operation within the program suspend latency time and updates the status register bits.



128Mb: 3V Embedded Parallel NOR Flash Program Operations

After the program operation has been suspended, data can be read from any address. However, data is invalid when read from an address where a program operation has been suspended.

The PROGRAM SUSPEND command may also be issued during a PROGRAM operation while an erase is suspended. In this case, data may be read from any address not in erase suspend or program suspend mode. To read from the extended memory block area (one-time programmable area), the ENTER/EXIT EXTENDED MEMORY BLOCK command sequences must be issued.

The system may also issue the AUTO SELECT command sequence when the device is in program suspend mode. The system can read as many auto select codes as required. When the device exits auto select mode, the device reverts to program suspend mode and is ready for another valid operation.

The PROGRAM SUSPEND operation is aborted by performing a device reset or power-down. In this case, data integrity cannot be ensured, and it is recommended that the words or bytes that were aborted be reprogrammed.

PROGRAM RESUME Command

The PROGRAM RESUME (30h) command must be issued to exit a program suspend mode and resume a PROGRAM operation. The controller can use DQ7 or DQ6 status bits to determine the status of the PROGRAM operation. After a PROGRAM RESUME command is issued, subsequent PROGRAM RESUME commands are ignored. Another PROGRAM SUSPEND command can be issued after the device has resumed programming.

ENHANCED BUFFERED PROGRAM Command

The ENHANCED BUFFERED PROGRAM command makes use of a 256-word write buffer to speed up programming. Each write buffer has the same A[22:8] addresses. This command dramatically reduces system programming time compared to both the standard non-buffered PROGRAM command and the WRITE TO BUFFER command.

When issuing the ENHANCED BUFFERED PROGRAM command, the V_{PP}/WP pin can be held HIGH or raised to V_{PPH} (see Program/Erase Characteristics). The following successive steps are required to issue the WRITE TO BUFFER PROGRAM command:

First, the ENTER ENHANCED BUFFERED PROGRAM command issued. Next, one bus WRITE cycle sets up the ENHANCED BUFFERED PROGRAM command. The set-up code can be addressed to any location within the targeted block. Then, a second bus WRITE cycle loads the first address and data to be programmed. There are a total of 256 address and data loading cycles. When the 256 words are loaded to the buffer, a third WRITE cycle programs the content of the buffer. Last, when the command completes, the EXIT ENHANCED BUFFERED PROGRAM command is issued.

Address/data cycles must be loaded in an increasing address order, from A[7:0] = 00000000 to A[7:0] = 11111111 until all 256 words are loaded. Invalid address combinations or the incorrect sequence of bus WRITE cycles will abort the WRITE TO BUFFER PROGRAM command.

The status register bits DQ1, DQ5, DQ6, DQ7 can be used to monitor the device status during a WRITE TO BUFFER PROGRAM operation.

An external 12V supply can be used to improve programming efficiency.




128Mb: 3V Embedded Parallel NOR Flash Program Operations

When reprogramming data in a portion of memory already programmed (changing programmed data from '0' to '1') operation failure can be detected by a logical OR between the previous and the current value.



Figure 10: ENHANCED BUFFERED PROGRAM Flowchart





128Mb: 3V Embedded Parallel NOR Flash Erase Operations

Notes:

- The BUFFERED PROGRAM ABORT AND RESET command must be issued to return the device to read mode.
- 2. When the block address is specified, all addresses in the selected block address space must be issued starting from 00h. Furthermore, when loading the write buffer address with data, data program addresses must be consecutive.
- 3. DQ7 must be checked since DQ5 and DQ7 may change simultaneously.
- 4. If this flowchart location is reached because DQ5 = 1, then the ENHANCED WRITE TO BUFFER PROGRAM command failed. If this flowchart location is reached because DQ1 = 1, then the ENHANCED WRITE TO BUFFER PROGRAM command aborted. In both cases, the appropriate RESET command must be issued to return the device to read mode: A RESET command if the operation failed; a WRITE TO BUFFER PROGRAM ABORT AND RESET command if the operation aborted.

UNLOCK BYPASS ENHANCED WRITE TO BUFFER PROGRAM Command

The UNLOCK BYPASS ENHANCED WRITE TO BUFFER PROGRAM (33h) command can be used to program the memory in fast program mode. The command requires two address/data loading cycles less than the regular ENHANCED WRITE TO BUFFER PROGRAM command. This command behaves identically to the ENHANCED WRITE TO BUFFER PROGRAM command. The operation cannot be aborted and a bus read operation to the memory outputs the status register. Bus READ operations from banks different from those that include the blocks being erased output the memory array content. This command is confirmed by the ENHANCED BUFFER PROGRAM CONFIRM command, which programs the 256 words loaded in the buffer.

ENHANCED BUFFER PROGRAM CONFIRM Command

The ENHANCED BUFFER PROGRAM CONFIRM (29h) command is used to confirm an ENHANCED BUFFER PROGRAM command and to program the 256 words loaded in the program buffer by this command.

Erase Operations

CHIP ERASE Command

The CHIP ERASE (80/10h) command erases the entire chip. Six bus WRITE operations are required to issue the command and start the program/erase controller.

Protected blocks are not erased. If all blocks are protected, the CHIP ERASE operation appears to start, but will terminate within approximately100µs, leaving the data unchanged. No error is reported when protected blocks are not erased.

During the CHIP ERASE operation, the device ignores all other commands, including ERASE SUSPEND. It is not possible to abort the operation. All bus READ operations during CHIP ERASE output the status register on the data I/Os. See the Status Register section for more details.

After the CHIP ERASE operation completes, the device returns to read mode, unless an error has occurred. If an error occurs, the device will continue to output the status register. A READ/RESET command must be issued to reset the error condition and return to read mode.

The CHIP ERASE command sets all of the bits in unprotected blocks of the device to 1. All previous data is lost.



128Mb: 3V Embedded Parallel NOR Flash Erase Operations

The operation is aborted by performing a reset or by powering-down the device. In this case, data integrity cannot be ensured, and it is recommended that the entire chip be erased again.

UNLOCK BYPASS CHIP ERASE Command

When the device is in unlock bypass mode, the UNLOCK BYPASS CHIP ERASE (80/10h) command can be used to erase all memory blocks at one time. The command requires only two bus WRITE operations instead of six using the standard CHIP ERASE command. The final bus WRITE operation starts the program/erase controller.

The UNLOCK BYPASS CHIP ERASE command behaves the same way as the CHIP ERASE command: the operation cannot be aborted, and a bus READ operation to the memory outputs the status register.

BLOCK ERASE Command

The BLOCK ERASE (80/30h) command erases a list of one or more blocks. It sets all of the bits in the unprotected selected blocks to 1. All previous data in the selected blocks is lost.

Six bus WRITE operations are required to select the first block in the list. Each additional block in the list can be selected by repeating the sixth bus WRITE operation using the address of the additional block. After the command sequence is written, a block erase timeout occurs. During the timeout period, additional block addresses and BLOCK ERASE commands can be written. After the program/erase controller has started, it is not possible to select any more blocks. Each additional block must therefore be selected within the timeout period of the last block. The timeout timer restarts when an additional block is selected. After the sixth bus WRITE operation, a bus READ operation outputs the status register. Bus READ operations from banks different from those that include the blocks being erased output the memory array content. See the WE#-Controlled Program waveforms for details on how to identify if the program/erase controller has started the BLOCK ERASE operation.

After the BLOCK ERASE operation completes, the device returns to read mode, unless an error has occurred. If an error occurs, bus READ operations will continue to output the status register. A READ/RESET command must be issued to reset the error condition and return to read mode.

If any selected blocks are protected, they are ignored, and all the other selected blocks are erased. If all of the selected blocks are protected, the BLOCK ERASE operation appears to start, but will terminate within approximately100µs, leaving the data unchanged. No error condition is given when protected blocks are not erased.

During the BLOCK ERASE operation, the device ignores all commands except the ERASE SUSPEND command and the READ/RESET command, which is accepted only during the timeout period. The operation is aborted by performing a reset or powering-down the device. In this case, data integrity cannot be ensured, and it is recommended that the aborted blocks be erased again.

UNLOCK BYPASS BLOCK ERASE Command

When the device is in unlock bypass mode, the UNLOCK BYPASS BLOCK ERASE (80/30h) command can be used to erase one or more memory blocks at a time. The command requires two bus WRITE operations instead of six using the standard BLOCK



128Mb: 3V Embedded Parallel NOR Flash Erase Operations

ERASE command. The final bus WRITE operation latches the address of the block and starts the program/erase controller.

To erase multiple blocks (after the first two bus WRITE operations have selected the first block in the list), each additional block in the list can be selected by repeating the second bus WRITE operation using the address of the additional block.

The UNLOCK BYPASS BLOCK ERASE command behaves the same way as the BLOCK ERASE command: the operation cannot be aborted, and a bus READ operation to the memory outputs the status register. Bus READ operations from banks different from those that include the blocks being erased output the memory array content. See the BLOCK ERASE Command section for details.

ERASE SUSPEND Command

The ERASE SUSPEND (B0h) command temporarily suspends a BLOCK ERASE operation. One bus WRITE operation is required to issue the command. The block address is "Don't Care."

The program/erase controller suspends the ERASE operation within the erase suspend latency time of the ERASE SUSPEND command being issued. However, when the ERASE SUSPEND command is written during the block erase timeout, the device immediately terminates the timeout period and suspends the ERASE operation. After the program/erase controller has stopped, the device operates in read mode, and the erase is suspended.

During an ERASE SUSPEND operation, it is possible to read and execute PROGRAM operations or WRITE TO BUFFER PROGRAM operations in blocks that are not suspended. Both READ and PROGRAM operations behave normally on these blocks. Reading from blocks that are suspended will output the status register. If any attempt is made to program in a protected block or in the suspended block, the PROGRAM command is ignored, and the data remains unchanged. In this case, the status register is not read, and no error condition is given.

During an ERASE SUSPEND operation, it is possible to issue the UNLOCK BYPASS command, and after entering auto select mode, the AUTO SELECT command. The READ/RESET command must be issued to return the device to read array mode before the RESUME command will be accepted.

During an ERASE SUSPEND operation, a bus READ operation to the extended memory block will output the extended memory block data if the ENTER EXTENDED MEMORY BLOCK command has been issued. After the device enters extended memory block mode, the EXIT EXTENDED MEMORY BLOCK command must be issued before the ERASE operation can be resumed.

An ERASE SUSPEND command is ignored if it is written during a CHIP ERASE operation. If the ERASE SUSPEND operation is aborted by performing a device reset or power-down, data integrity cannot be ensured, and it is recommended that the suspended blocks be erased again.

ERASE RESUME Command

The ERASE RESUME (30h) command restarts the program/erase controller after an ERASE SUSPEND operation. The device must be in read array mode before the RE-SUME command will be accepted. An erase can be suspended and resumed more than once.

Block Protection Command Definitions – Address-Data Cycles

Table 13: Block Protection Command Definitions - Address-Data Cycles, 16-Bit

Notes 1 and 2 apply to entire table

					Addre	ss and	Data C	ycles					
Command and	Bus		1st	21	nd	3	rd	4	1th		r	th	
Code/Subcode	Size	Α	D	Α	D	Α	D	Α	D		Α	D	Notes
LOCK REGISTER Command	ds						•			•		•	
ENTER LOCK REGISTER COMMAND SET (40h)	x16	555	AA	2AA	55	555	40						3
PROGRAM LOCK REGISTER (A0h)	x16	Х	A0	00	00		,						5
READ LOCK REGISTER	x16	Х	Data										4, 5, 6
PASSWORD PROTECTION (Comma	nds											
ENTER PASSWORD PROTECTION COMMAND SET (60h)	x16	555	AA	2AA	55	555	60						3
PROGRAM PASSWORD (A0h)	x16	Х	A0	PWAn	PWDn								7
READ PASSWORD	x16	00	PWD0	01	PWD1	02	PWD2	03	PWD3				4, 6, 8
UNLOCK PASSWORD (25h/03)	x16	00	25	00	03	00	PWD0	01	PWD1		00	29	8
NONVOLATILE PROTECTIO	N Com	mands	•				•		•				•
ENTER NONVOLATILE PROTECTION COMMAND SET (C0h)	x16	555	AA	2AA	55	(BKA) 555	C0						3
PROGRAM NONVOLATILE PROTECTION BIT (A0h)	x16	Х	A0	(BKA) BAd	00								
READ NONVOLATILE PROTECTION BIT STATUS	x16	(BKA) BAd	READ(0)										4, 6, 10
CLEAR ALL NONVOLATILE PROTECTION BITS (80/30h)	x16	Х	80	00	30								11
NONVOLATILE PROTECTIO	N BIT L	OCK BI	T Comma	ands	'								
ENTER NONVOLATILE PROTECTION BIT LOCK BIT COMMAND SET (50h)	x16	555	AA	2AA	55	555	50						3
PROGRAM NONVOLATILE PROTECTION BIT LOCK BIT (A0h)	x16	Х	A0	Х	00								10
READ NONVOLATILE PROTECTION BIT LOCK BIT STATUS	x16	ВКА	READ(0)										4, 6, 10
VOLATILE PROTECTION Co	mman	ds											



128Mb: 3V Embedded Parallel NOR Flash **Block Protection Command Definitions – Address-Data Cycles**

Table 13: Block Protection Command Definitions - Address-Data Cycles, 16-Bit (Continued)

Notes 1 and 2 apply to entire table

1117		Address and Data Cycles											
Command and	Bus	•	1st 2nd 3rd		rd	4	th		n	th			
Code/Subcode	Size	Α	D	Α	D	Α	D	Α	D][Α	D	Notes
ENTER VOLATILE PROTECTION COMMAND SET (E0h)	x16	555	AA	2AA	55	(BKA) 555	E0						3
PROGRAM VOLATILE PROTECTION BIT (A0h)	x16	Х	A0	(BKA) BAd	00								
READ VOLATILE PROTECTION BIT STATUS	x16	(BKA) BAd	READ(0)										4, 6, 10
CLEAR VOLATILE PROTECTION BIT (A0h)	x16	Х	A0	(BKA) BAd	01								
EXTENDED MEMORY BLO	CK Con	mands	•										
ENTER EXTENDED MEMORY BLOCK (88h)	x16	555	AA	2AA	55	555	88						3
READ EXTENDED MEMORY BLOCK	x16	Α	D										
PROGRAM EXTENDED MEMORY BLOCK	x16	Х	A0	PA	D								
EXIT EXTENDED MEMORY BLOCK (90/00h)	x16	555	AA	2AA	55	555	90	Х	00				
EXIT PROTECTION Comma	EXIT PROTECTION Commands												
EXIT PROTECTION COMMAND SET (90/00h)	x16	Х	90	Х	00								3

- Notes: 1. Key: A = Address and D = Data; X = "Don't Care;" BAd = any address in the block; BKA = Bank address; PWDn = password bytes 0 to 7; PWAn = password address, n = 0 to 7; Gray = not applicable. RD(0) = DQ0 protection indicator bit; if protected, DQ0 = 00h and if unprotected, DQ0 = 01h. All values in the table are hexadecimal.
 - 2. DQ[15:8] are "Don't Care" during UNLOCK and COMMAND cycles. A[MAX:16] are "Don't Care" during UNLOCK and COMMAND cycles, unless an address is required.
 - 3. The ENTER command sequence must be issued prior to any operation. It disables READ and WRITE operations from and to block 0. READ and WRITE operations from and to any other block are allowed. Also, when an ENTER COMMAND SET command is issued, an EXIT PROTECTION COMMAND SET command must be issued to return the device to READ mode.
 - 4. READ REGISTER/PASSWORD commands have no command code; CE# and OE# are driven LOW and data is read according to a specified address.
 - 5. Data = Lock register content.
 - 6. All address cycles shown for this command are READ cycles.
 - 7. Only one portion of the password can be programmed or read by each PROGRAM PASS-WORD command.
 - 8. Each portion of the password can be entered or read in any order as long as the entire 64-bit password is entered or read.
 - 9. For the x16 UNLOCK PASSWORD command, the nth (and final) address cycle equals the 7th address cycle. For the 5th and 6th address cycles, the values for the address and data



128Mb: 3V Embedded Parallel NOR Flash Block Protection Command Definitions – Address-Data Cycles

- pair continue the pattern shown in the table as follows: address and data = 02 and PWD2; 03 and PWD3.
- 10. Both nonvolatile and volatile protection bit settings are as follows: Protected state = 00; Unprotected state = 01.
- 11. The CLEAR ALL NONVOLATILE PROTECTION BITS command programs all nonvolatile protection bits before erasure. This prevents over-erasure of previously cleared nonvolatile protection bits.



Protection Operations

Blocks can be protected individually against accidental PROGRAM, ERASE, or READ operations. The block protection scheme is shown in the Software Protection Scheme figure.

Memory block and extended memory block protection is configured through the lock register (see Lock Register section).

LOCK REGISTER Commands

After the ENTER LOCK REGISTER COMMAND SET (40h) command has been issued, all bus READ or PROGRAM operations can be issued to the lock register.

The PROGRAM LOCK REGISTER (A0h) command allows the lock register to be configured. The programmed data can then be checked with a READ LOCK REGISTER command by driving CE# and OE# LOW with the appropriate address data on the address bus

PASSWORD PROTECTION Commands

After the ENTER PASSWORD PROTECTION COMMAND SET (60h) command has been issued, the commands related to password protection mode can be issued to the device.

The PROGRAM PASSWORD (A0h) command is used to program the 64-bit password used in the password protection mode. To program the 64-bit password, the complete command sequence must be entered eight times at eight consecutive addresses selected by A[1:0] plus DQ15/A-1 in 8-bit mode, or four times at four consecutive addresses selected by A[1:0] in 16-bit mode. By default, all password bits are set to 1. The password can be checked by issuing a READ PASSWORD command.

The READ PASSWORD command is used to verify the password used in password protection mode. To verify the 64-bit password, the complete command sequence must be entered eight times at eight consecutive addresses selected by A[1:0] plus DQ15/A-1 in 8-bit mode, or four times at four consecutive addresses selected by A[1:0] in 16-bit mode. If the password mode lock bit is programmed and the user attempts to read the password, the device will output FFh onto the I/O data bus.

The UNLOCK PASSWORD (25/03h) command is used to clear the nonvolatile protection bit lock bit, allowing the nonvolatile protection bits to be modified. The UNLOCK PASSWORD command must be issued, along with the correct password, and requires a 1µs delay between successive UNLOCK PASSWORD commands in order to prevent hackers from cracking the password by trying all possible 64-bit combinations. If this delay does not occur, the latest command will be ignored. Approximately 1µs is required for unlocking the device after the valid 64-bit password has been provided.

NONVOLATILE PROTECTION Commands

After the ENTER NONVOLATILE PROTECTION COMMAND SET (C0h) command has been issued, the commands related to nonvolatile protection mode can be issued to the device.

A block can be protected from program or erase by issuing a PROGRAM NONVOLATILE PROTECTION BIT (A0h) command, along with the block address. This command sets the nonvolatile protection bit to 0 for a given block.




128Mb: 3V Embedded Parallel NOR Flash Protection Operations

The status of a nonvolatile protection bit for a given block or group of blocks can be read by issuing a READ NONVOLATILE MODIFY PROTECTION BIT command, along with the block address.

The nonvolatile protection bits are erased simultaneously by issuing a CLEAR ALL NONVOLATILE PROTECTION BITS (80/30h) command. No specific block address is required. If the nonvolatile protection bit lock bit is set to 0, the command fails.



Figure 11: Program/Erase Nonvolatile Protection Bit Algorithm





NONVOLATILE PROTECTION BIT LOCK BIT Commands

After the ENTER NONVOLATILE PROTECTION BIT LOCK BIT COMMAND SET (50h) command has been issued, the commands that allow the nonvolatile protection bit lock bit to be set can be issued to the device.

The PROGRAM NONVOLATILE PROTECTION BIT LOCK BIT (A0h) command is used to set the nonvolatile protection bit lock bit to 0, thus locking the nonvolatile protection bits and preventing them from being modified.

The READ NONVOLATILE PROTECTION BIT LOCK BIT STATUS command is used to read the status of the nonvolatile protection bit lock bit.

VOLATILE PROTECTION Commands

After the ENTER VOLATILE PROTECTION COMMAND SET (E0h) command has been issued, commands related to the volatile protection mode can be issued to the device.

The PROGRAM VOLATILE PROTECTION BIT (A0h) command individually sets a volatile protection bit to 0 for a given block. If the nonvolatile protection bit for the same block is set, the block is locked regardless of the value of the volatile protection bit. (See the Block Protection Status table.)

The status of a volatile protection bit for a given block can be read by issuing a READ VOLATILE PROTECTION BIT STATUS command along with the block address.

The CLEAR VOLATILE PROTECTION BIT (A0h) command individually clears (sets to 1) the volatile protection bit for a given block. If the nonvolatile protection bit for the same block is set, the block is locked regardless of the value of the volatile protection bit. (See the Block Protection Status table.)

EXTENDED MEMORY BLOCK Commands

The device has one extra 256-word (x16) and 512-byte (x8) extended memory block that can be accessed only by the ENTER EXTENDED MEMORY BLOCK (88h) command. The extended memory block is divided into two areas of 128 words (x16) or 256 bytes (x8). It is used as a security block to provide a permanent 128-bit security identification number or to store additional information. The device can be shipped with the extended memory block prelocked permanently by Micron, including the 128-bit security identification number. Or, the device can be shipped with the extended memory block unlocked, enabling customers to permanently program and lock it. (See Lock Register, the AUTO SELECT command, and the Block Protection table.)

Table 14: Extended Memory Block Address and Data

	Data					
Address	Micron prelocked	Customer Lockable				
000000h-00007Fh	Electronic serial number Secure ID number	Unavailable				
000080h-0000FFh	Unavailable	Determined by customer				

Three Bus Write cycles are required to issue the Extended Memory Block command. Once the command has been issued the device enters the extended memory block mode where all bus read or program operations are conducted on the extended memory block. Once the device is in the extended block mode, the extended memory block is



128Mb: 3V Embedded Parallel NOR Flash Protection Operations

addressed by using the addresses occupied by the first boot block in the other operating modes (see the Memory Map table).

The device remains in extended memory block mode until the EXIT EXTENDED MEMORY BLOCK command is issued or power is removed from the device. After power-up or hardware reset, the device reverts to read mode where the commands issued to the first boot block address space will address the first boot block.

The extended memory block cannot be erased, and can be treated as one-time programmable (OTP) memory.

In extended block mode only array cell locations (bank A) with the same addresses as the extended block are not accessible. In extended block mode dual operations are allowed and the extended block physically belongs to bank A. In extended block mode, Erase, Chip Erase, Erase Suspend and Erase Resume commands are not allowed.

To exit from the extended memory block mode the EXIT EXTENDED MEMORY BLOCK command must be issued.

The extended memory block can be protected by setting the extended memory block protection bit to 0; however once protected the protection cannot be undone.

Note: When the device is in the extended memory block mode, the VPP/WP pin cannot be used for fast programming and the unlock bypass mode is not available (see V_{PP}/V_{PP}).

EXIT PROTECTION Command

The EXIT PROTECTION COMMAND SET (90/00h) command is used to exit the lock register, password protection, nonvolatile protection, volatile protection, and nonvolatile protection bit lock bit command set modes and return the device to read mode.



Device Protection

Hardware Protection

The $V_{PP}/WP\#$ function provides a hardware method of protecting the highest or lowest block. When $V_{PP}/WP\#$ is LOW, PROGRAM and ERASE operations on either of these blocks is ignored to provide protection. When $V_{PP}/WP\#$ is HIGH, the device reverts to the previous protection status for the highest or lowest block. PROGRAM and ERASE operations can modify the data in this block unless the block is protected using block protection.

The write protect function provides a hardware method of protecting the four outermost blocks, that is the two 32-kword blocks at the top and the two 32-kword blocks at the bottom of the address space. When VPP/write protect is LOW, the 4 outermost blocks are protected from PROGRAM or ERASE operations.

When V_{PP} /write protect is raised to VPPH, the device automatically enters the unlock bypass mode, and command execution time is faster. This must never be done from any mode except read mode; otherwise the device might be left in an indeterminate state.

A 0.1 μ F capacitor should be connected between the VPP/write protect pin and the VSS ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during unlock bypass program.

When VPP/write protect returns to HIGH or LOW, normal operation resumes. When operations execute in unlock bypass mode, the device draws IPP from the pin to supply the programming circuits. Transitions from HIGH to VPPH and from VPPH to LOW must be slower than tVHVPP.

Note: Micron highly recommends driving $V_{PP}/WP\#$ HIGH or LOW. If a system needs to float the $V_{PP}/WP\#$ pin, without a pull-up/pull-down resistor and no capacitor, then an internal pull-up resistor is enabled.

Table 15: V_{PP}/WP# Functions

V _{PP} /WP# Settings	Function
V _{IL}	Four outermost parameter blocks (first two and last two) protected from PROGRAM or ERASE operations.
V _{IH}	Four outermost parameter blocks (first two and last two) unprotected from PROGRAM or ERASE operations, unless a software activated protection is in place.
V _{PPH}	Unlock bypass mode supplies current necessary to speed up PROGRAM execution time.

Software Protection

The following software protection modes are available:

- Volatile protection
- Nonvolatile protection
- · Password protection

The device is shipped with all blocks unprotected. On first use, the device defaults to the nonvolatile protection mode but can be activated in either the nonvolatile protection or password protection mode.



128Mb: 3V Embedded Parallel NOR Flash Device Protection

The desired protection mode is activated by setting either the nonvolatile protection mode lock bit or the password protection mode lock bit of the lock register (see the Lock Register section). Both bits are one-time-programmable and nonvolatile; therefore, after the protection mode has been activated, it cannot be changed, and the device is set permanently to operate in the selected protection mode. It is recommended that the desired software protection mode be activated when first programming the device.

For the four outermost blocks (that is the two blocks at the top and the two at the bottom of the address space), an even higher level of block protection can be achieved by locking the blocks using the non-volatile protection and then by holding V_{PP} /WP# LOW.

Blocks with volatile protection and nonvolatile protection can coexist within the memory array. If the user attempts to program or erase a protected block, the device ignores the command and returns to read mode.

The block protection status can be read by performing a read electronic signature or by issuing an AUTO SELECT command (see the Block Protection table).

Refer to the Block Protection Status table and the Software Protection Scheme figure for details on the block protection scheme. Refer to the Protection Operations section for a description of the command sets.

Volatile Protection Mode

Volatile protection enables the software application to protect blocks against inadvertent change and can be disabled when changes are needed. Volatile protection bits are unique for each block and can be individually modified. Volatile protection bits control the protection scheme only for unprotected blocks whose nonvolatile protection bits are cleared to 1.

Issuing a PROGRAM VOLATILE PROTECTION BIT or CLEAR VOLATILE PROTECTION BIT command sets to 0 or clears to 1 the volatile protection bits and places the associated blocks in the protected (0) or unprotected (1) state, respectively. The volatile protection bit can be set or cleared as often as needed. The default values of the volatile protections are set through the volatile lock boot bit of the lock register (See the Lock Register section).

When the parts are first shipped, or after a power-up or hardware reset, the VPBs can be set or cleared depending upon the ordering option chosen: if the option to clear the VPBs after power-up is selected, then the blocks can be programmed or erased depending on the NVPBs state (See the Block Protection Status table); If the option to set the VPBs after power-up is selected, the blocks default to be protected (Refer also to the Protection commands).

Nonvolatile Protection Mode

A nonvolatile protection bit is assigned to each block. Each of these bits can be set for protection individually by issuing a PROGRAM NONVOLATILE PROTECTION BIT command. Also, each device has one global volatile bit called the nonvolatile protection bit lock bit; it can be set to protect all nonvolatile protection bits at once. This global bit must be set to 0 only after all nonvolatile protection bits are configured to the desired settings. When set to 0, the nonvolatile protection bit lock bit prevents changes to the state of the nonvolatile protection bits. When cleared to 1, the nonvolatile protection



128Mb: 3V Embedded Parallel NOR Flash Device Protection

bits can be set and cleared using the PROGRAM NONVOLATILE PROTECTION BIT and CLEAR ALL NONVOLATILE PROTECTION BITS commands, respectively.

No software command unlocks the nonvolatile protection bit lock bit unless the device is in password protection mode; in nonvolatile protection mode, the nonvolatile protection bit lock bit can be cleared only by taking the device through a hardware reset or power-up.

Nonvolatile protection bits cannot be cleared individually; they must be cleared all at once using a CLEAR ALL NONVOLATILE PROTECTION BITS command. They will remain set through a hardware reset or a power-down/power-up sequence.

If one of the nonvolatile protection bits needs to be cleared (unprotected), additional steps are required: First, the nonvolatile protection bit lock bit must be cleared to 1, using either a power-cycle or hardware reset. Then, the nonvolatile protection bits can be changed to reflect the desired settings. Finally, the nonvolatile protection bit lock bit must be set to 0 to lock the nonvolatile protection bits. The device now will operate normally.

To achieve the best protection, the PROGRAM NONVOLATILE PROTECTION LOCK BIT command should be executed early in the boot code, and the boot code should be protected by holding $V_{\rm PP}/WP\#$ LOW.

Nonvolatile protection bits and volatile protection bits have the same function when $V_{PP}/WP\#$ is HIGH or when $V_{PP}/WP\#$ is at the voltage for program acceleration (V_{PPH}).

Password Protection Mode

Password protection mode provides a higher level of security than the nonvolatile protection mode by requiring a 64-bit password to unlock the nonvolatile protection bit lock bit. In addition to this password requirement, the nonvolatile protection bit lock bit is set to 0 after power-up and reset to maintain the device in password protection mode.


Executing the UNLOCK PASSWORD command by entering the correct password clears the nonvolatile protection bit lock bit, enabling the block nonvolatile protection bits to be modified. If the password provided is incorrect, the nonvolatile protection bit lock bit remains locked, and the state of the nonvolatile protection bits cannot be modified.

To place the device in password protection mode, the following two steps are required: First, before activating the password protection mode, a 64-bit password must be set and the setting verified. Password verification is allowed only before the password protection mode is activated. Next, password protection mode is activated by programming the password protection mode lock bit to 0. This operation is irreversible. After the bit is programmed, it cannot be erased, the device remains permanently in password protection mode, and the 64-bit password can be neither retrieved nor reprogrammed. In addition, all commands to the address where the password is stored are disabled.

Note: There is no means to verify the password after password protection mode is enabled. If the password is lost after enabling the password protection mode, there is no way to clear the nonvolatile protection bit lock bit.



Figure 12: Software Protection Scheme



- 1. Volatile protection bits are programmed and cleared individually. Nonvolatile protection bits are programmed individually and cleared collectively.
- 2. Once programmed to 0, the nonvolatile protection bit lock bit can be reset to 1 only by taking the device through a power-up or hardware reset.

128Mb: 3V Embedded Parallel NOR Flash **Dual Operations and Multiple Bank Architecture**

Dual Operations and Multiple Bank Architecture

The multiple bank architecture gives greater flexibility for software developers to split the code and data spaces within the memory array. The dual operations feature simplifies the software management of the device by allowing code to be executed from one bank while another bank is being programmed or erased.

The dual operations feature means that while programming or erasing in one bank, read operations are possible in another bank with zero latency.

Only one bank at a time is allowed to be in program or erase mode. However, certain commands can cross bank boundaries, which means that during an operation only the banks that are not concerned with the cross bank operation are available for dual operations. For example, if a Block Erase command is issued to erase blocks in both bank A and bank B, then only banks C or D are available for read operations while the erase is being executed.

If a read operation is required in a bank, which is programming or erasing, the program or erase operation can be suspended.

Also if the suspended operation was erase then a program command can be issued to another block, so the device can have one block in erase suspend mode, one programming and other banks in read mode.

By using a combination of these features, read operations are possible at any moment.

The tables below show the dual operations possible in other banks and in the same bank. Note that only the commonly used commands are represented in these tables.

Table 16: Dual Operations Allowed in Other Banks

Note 1 applies to the entire table.

		Commands Allowed in Other Banks									
Status of bank	Read	Read Status Register ²	Read CFI Query	Auto Select	Program	Erase	Program/Erase Suspend	Program/Erase Resume			
Idle	Yes	Yes ³	Yes	Yes	Yes	Yes	Yes ³	Yes ⁴			
Programming	Yes	No	No	No	_	-	No	No			
Erasing	Yes	No	No	No	_	-	No	No			
Program suspended	Yes	No	No	Yes	No	No	-	No			
Erase suspended	Yes	No	No	Yes	Yes	No	-	Yes ⁵			

- Notes: 1. If several banks are involved in a program or erase operation, then only the banks that are not concerned with the operation are available for dual operations.
 - 2. Read Status Register is not a command. The status register can be read during a block program or erase operation.
 - 3. Only after a program or erase operation in that bank.
 - 4. Only after a Program or Erase Suspend command in that bank.
 - 5. Only an erase resume is allowed if the bank was previously in erase suspend mode.



128Mb: 3V Embedded Parallel NOR Flash Dual Operations and Multiple Bank Architecture

Table 17: Dual Operations Allowed in Same Bank

		Commands Allowed in Same Bank									
Status of bank	Read	Read Status Register ¹	Read CFI Query	Auto Select	Program	Erase	Program/Erase Suspend	Program/Erase Resume			
Idle	Yes	Yes	Yes	Yes	Yes	Yes	Yes ²	Yes ³			
Programming	No	Yes	No	No	_	_	Yes ⁴	_			
Erasing	No	Yes	No	No	_	No	Yes ⁵	_			
Program suspended	Yes	No	No	Yes	No	_	-	Yes			
Erase suspended	Yes ⁶	Yes ⁷	No	Yes	Yes ⁶	No	-	Yes			

Notes:

- 1. Read status register is not a command. The status register can be read during a block program or erase operation.
- 2. Only after a program or erase operation in that bank.
- 3. Only after a Program or Erase Suspend command in that bank.
- 4. Only a program suspend.
- 5. Only an erase suspend.
- 6. Not allowed in the block or word that is being erased or programmed.
- 7. The status register can be read by addressing the block being erase suspended.



Common Flash Interface

Common Flash Interface (CFI)

The common flash interface is a JEDEC approved, standardized data structure that can be read from the flash memory device. It allows a system software to query the device to determine various electrical and timing parameters, density information and functions supported by the memory. The system can interface easily with the device, enabling the software to upgrade itself when necessary.

When the Read CFI Query command is issued, the memory enters read CFI query mode and read operations output the CFI data. The following tables show the addresses (A0-A7) used to retrieve the data. The CFI data structure also contains a security area where a 64-bit unique security number is written (see the Security Code table). This area can be accessed only in read mode by the final user. It is impossible to change the security number after it has been written.

Table 18: Query structure overview

Address (x16)	Sub-section name	Description
10h	CFI query identification string	Command set ID and algorithm data offset
1Bh	System interface information	Device timing & voltage information
27h	Device geometry definition	Flash device layout
40h	Primary algorithm-specific extended query table	Additional information specific to the primary algorithm (optional)
61h	Security code area	64-bit unique device number

Note: 1. Query data are always presented on the lowest order data outputs.

Table 19: CFI query identification string

Address (x16)	Data	Description	Value
10h	0051h		ʻQʻ
11h	0052h	Query unique ASCII string 'QRY'	'R'
12h	0059h		Ύ'
13h	0002h	Primary algorithm command set and control interface ID code 16 bit ID	Spansion com-
14h	0000h	code defining a specific algorithm	patible
15h	0040h	Address for primary algorithm extended query table (see on page)	P = 40h
16h	0000h		
17h	0000h	Alternate vendor command set and control interface ID code second vendor	NA
18h	0000h	- specified algorithm supported	
19h	0000h	Address for alternate algorithm extended query table	NA
1Ah	0000h		

Note: 1. Query data are always presented on the lowest order data outputs (DQ7-DQ0) only. DQ8-DQ15 are '0'.



Table 20: CFI query system interface information

Address (x16)	Data	Description	Value
1Bh	0027h	V _{CC} logic supply minimum program/erase voltage bit 7 to 4 value in volts bit 3 to 0 value in 100 mV	2.7V
1Ch	0036h	V _{CC} logic supply maximum program/erase voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 mV	3.6V
1Dh	0085h	V _{PPH} [programming] supply minimum program/erase voltage bit 7 to 4 value in volts bit 3 to 0 value in 100 mV	8.5V
1Eh	0095h	V_{PPH} [programming] supply maximum program/erase voltage bit 7 to 4 value in volts bit 3 to 0 value in 100 mV	9.5V
1Fh	0004h	1Fh 3Eh 0004h typical timeout for single byte/word program = 2 ⁿ μs	16µs
20h	0004h	20h 40h 0004h typical timeout for minimum size write buffer program = 2 ⁿ µs	16µs
21h	000Ah	Typical timeout for individual block erase = 2 ⁿ ms	1 s
22h	0010h	Typical timeout for full Chip Erase = 2 ⁿ ms	40 s
23h	0004h	Maximum timeout for word program = 2 ⁿ times typical	200µs
24h	0002h	Maximum timeout for write buffer program = 2 ⁿ times typical	200µs
25h	0004h	Maximum timeout per individual block erase = 2 ⁿ times typical	4.6 s
26h	0004h	Maximum timeout for Chip Erase = 2 ⁿ times typical	400 s

Note: 1. The values given in the above table are valid for both packages.

Table 21: Device geometry definition

Address (x16)	Data	Description	Value
27h	0018h	Device size = 2 ⁿ in number of bytes	16MB
28h	0001h	Flash device interface code description	16 asynchro-
29h	0000h		nous
2Ah 2Bh	0006h 0000h	Maximum number of bytes in multiple-byte program or page= 2 ⁿ	64
2Ch	0003h	Number of erase block regions. It specifies the number of regions containing contiguous erase blocks of the same size.	3
2Dh 2Eh	0003h 0000h	Erase block region 1 information 2Dh-2Eh: number of erase blocks of identical size.	4 blocks 64KB
2Fh 30h	0000h 0001h	Erase block region 1 information 2Fh-30h: block size (n*256 bytes)	4 blocks 64KB
31h 32h 33h 34h	003Dh 0000h 0000h 0004h	Erase block region 2 information	62 blocks 256KB



Table 21: Device geometry definition (Continued)

Address (x16)	Data	Description	Value
35h	0003h	Erase block region 3 information	4 blocks 64KB
36h	0000h	_	
37h	0000h		
38h	0001h		
39h	0000h	Erase block region 4 information	NA
3Ah	0000h		
3Bh	0000h		
3Ch	0000h		

Table 22: Primary algorithm-specific extended query

Address (x16)	Data	Description	Value
40h	0050h	Primary algorithm extended query table unique ASCII string 'PRI'	'P'
41h	0052h		'R'
42h	0049h		'l'
43h	0031h	Major version number, ASCII	'1'
44h	0033h	Minor version number, ASCII	'3'
45h	000Dh	Address sensitive unlock (bits 1 to 0) 00 = required, 01= not required Silicon revision number (bits 7 to 2)	Yes, 90 nm
46h	0002h	Erase Suspend 00 = not supported, 01 = read only, 02 = read and write	2
47h	0001h	Block protection 00 = not supported, x = number of blocks per group	1
48h	0000h	Temporary block unprotect 00 = not supported, 01 = supported	Not suppor- ted
49h	0008h	Block protect /unprotect 08 = M29DW128G	8
4Ah	003Bh	Simultaneous operations: x= block number (excluding bank A)	59
4Bh	0000h	Burst mode, 00 = not supported, 01 = supported	Not suppor- ted
4Ch	0002h	Page mode, 00 = not supported, 02 = 8-word page	Yes
4Dh	0085h	V _{PPH} [programming/erasing] supply minimum program/erase voltage bit 7 to 4 value in volts bit 3 to 0 value in 100 mV	8.5V
4Eh	0095h	V _{PPH} [programming/erasing] supply maximum program/erase voltage bit 7 to 4 value in volts bit 3 to 0 value in 100 mV	9.5V
4Fh	0001h	01 = dual boot	Dual boot
50h	0001h	Program suspend, 00 = not supported, 01 = supported	Supported
51h	0001h	Unlock bypass: 00 = not supported, 01 = supported	Supported
52h	0008h	Extended memory block size (customer lockable), 2 ⁿ bytes	256
57h	0004h	Bank organization, 00 = data at 4Ah is 0, x= bank number	4
58h	000Bh	Bank A information, x = number of blocks in bank A	11
59h	0018h	Bank B information, x = number of blocks in bank B	24

Table 22: Primary algorithm-specific extended query (Continued)

Address (x16)	Data	Description	Value
5Ah	0018h	Bank C information, x = number of blocks in bank C	24
5Bh	000Bh	Bank D information, x = number of blocks in bank D	11

Note: 1. The values given in the above table are valid for both packages.

Table 23: Security code area

Address (x16)	Data	Description	Value
61h	XXXX	XXXX	64 bit: unique device number
62h	XXXX	XXXX	
63h	XXXX	XXXX	
64h	XXXX	XXXX	



Power-Up and Reset Characteristics

Table 24: Power-Up Wait Timing Specifications

		60ns, 70ns, 80ns		
Parameter	Symbol	Min	Unit	Notes
V _{CC} HIGH to Chip Enable LOW	tVCHEL	55	μs	1
V _{CCQ} HIGH to Chip Enable LOW	tVCQHEL	55	μs	1
V _{CC} HIGH to Write Enable LOW	^t VCHWL	500	μs	
V _{CCQ} HIGH to Write Enable LOW	tVCQHWL	500	μs	

Note: 1. V_{CC} and V_{CCQ} ramps must be synchronized during power-up.

Figure 13: Power-Up Timing






Table 25: Reset AC Characteristics

	Syn	nbol	60ns, 70	ns, 80ns		
Condition/Parameter	Legacy	JEDEC	Min	Max	Unit	Notes
RST# LOW to read mode during program or erase	^t READY	^t PLRH	_	50	μs	1
RST# pulse width	^t RP	^t PLPH	10	-	μs	
RST# HIGH to WE# LOW, CE# LOW, OE# LOW	^t RH	^t PHEL, ^t PHGL, ^t PHWL	50	_	ns	1
RST# LOW to standby mode during read mode	^t RPD	_	10	_	μs	
RST# LOW to standby mode during program or erase			50	_	μs	
RB# HIGH to WE# LOW, CE# LOW, OE# LOW	^t RB	^t RHEL, ^t RHGL, ^t RHWL	0	_	ns	1

Figure 14: Reset AC Timing - No PROGRAM/ERASE Operation in Progress







Figure 15: Reset AC Timing During PROGRAM/ERASE Operation



128Mb: 3V Embedded Parallel NOR Flash Absolute Ratings and Operating Conditions

Absolute Ratings and Operating Conditions

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 26: Absolute Maximum/Minimum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Temperature under bias	T _{BIAS}	-50	125	°C	
Storage temperature	T _{STG}	-65	150	°C	
Input/output voltage	V _{IO}	-0.6	V _{CC} + 0.6	V	1, 2
Supply voltage	V _{CC}	-0.6	4	V	
Input/output supply voltage	V _{CCQ}	-0.6	4	V	
Identification voltage	V _{ID}	-0.6	10.5	V	
Program voltage	V_{PPH}	-0.6	10.5	V	3

Notes:


- 1. Minimum voltage may undershoot to -2V during transition and for less than 20ns during transitions.
- 2. Maximum voltage may overshoot to V_{CC} + 2V during transition and for less than 20ns during transitions.
- 3. V_{PPH} must not remain at 9V for more than a total of 80 hours.

Table 27: Operating and AC Measurement Conditions

		60ns, 70ns		80	ns	
Parameter	Symbol	Min	Max	Min	Max	Unit
Supply voltage	V _{CC} 2.7 3.6 2.7		3.6	V		
Input/output supply voltage	V _{CCQ}	2.7	3.6	1.65	3.6	V
Ambient operating temperature	T _{A6}	-40	85	-40	85	°C
Load capacitance	C _L	3	0	3	pF	
Input rise and fall times	-	-	10	_	10	ns
Input pulse voltages	-	0 to V _{CCQ}		0 to	V	
Input/output timing reference voltages	-	V _{CC}	_{CQ} /2	V _{CC}	V	



Figure 16: AC Measurement Load Circuit



Note: 1. C_L includes jig capacitance.

Figure 17: AC Measurement I/O Waveform



Table 28: Input/Output Capacitance

Sampled only, not 100% tested.

Parameter	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	$V_{IN} = 0V$	_	6	pF
Output capacitance	C _{OUT}	V _{OUT} = 0V	-	12	pF



DC Characteristics

Table 29: DC Current Characteristics

Parameter		Symbol	Cond	itions	Min	Тур	Max	Unit	Notes
Input leakage	current	ILI	0V ≤ V	N ≤ V _{CC}	_	_	±1	μΑ	1
Output leaka	ge current	I _{LO}	0V ≤ V _{OUT} ≤ V _{CC}		_	-	±1	μΑ	
VCC read current	Random read	I _{CC1}		OE# = V _{IH} , MHz	-	-	10	mA	
	Page read		$CE# = V_{IL},$ $f = 10$	-	-	15	mA		
VCC standby current		I _{CC2}	$CE# = V_{CCQ} \pm 0.2V,$ $RST# = V_{CCQ} \pm 0.2V$		-	-	100	μΑ	
VCC program	VCC program/erase current		I _{CC3} Program/ erase		-	-	20	mA	2
		controller active		V _{PP} /WP# = V _{PPH}	-	-	20	mA	
V _{PP} current	Read	I _{PP1}	V _{PP} /WF	# ≤ V _{CC}	_	1	5	μΑ	
	Standby				_	1	5	μΑ	
	Reset	I _{PP2}	RST# = \	/ _{SS} ±0.2V	_	1	5	μΑ	
	PROGRAM operation	I _{PP3}	V _{PP} /WP# =	= 12V ±5%	_	1	10	mA	
	ongoing		$V_{PP}/WP# = V_{CC}$		_	1	5	mA	
	ERASE operation		V _{PP} /WP# =	_	3	10	mA	1	
	ongoing		V _{PP} /WF	*# = V _{CC}	-	1	5	mA	

- Notes: 1. The maximum input leakage current is $\pm 5\mu A$ on the $V_{PP}/WP\#$ pin.
 - 2. Sampled only; not 100% tested.

Table 30: DC Voltage Characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Notes
Input LOW voltage	V _{IL}	V _{CC} ≥ 2.7V	-0.5	_	0.3V _{CCQ}	V	
Input HIGH voltage	V _{IH}	V _{CC} ≥ 2.7V	0.7V _{CCQ}	_	V _{CCQ} + 0.4	V	
Output LOW voltage	V _{OL}	$I_{OL} = 100 \mu A,$ $V_{CC} = V_{CC,min},$ $V_{CCQ} = V_{CCQ,min}$	-	-	0.15V _{CCQ}	V	
Output HIGH voltage	V _{OH}	$I_{OH} = 100 \mu A,$ $V_{CC} = V_{CC,min},$ $V_{CCQ} = V_{CCQ,min}$	0.85V _{CCQ}	-	-	V	
Identification voltage	V _{ID}		8.5	_	9.5	V	
Voltage for V _{PP} /WP# program acceleration	V _{PPH}	-	8.5	-	9.5	V	
Program/erase lockout supply voltage	V _{LKO}	_	2.3	_	2.5	V	1



Read AC Characteristics

Table 31: Read AC Characteristics

				60	ns	70	ns	80	ns		
	Sym	nbol			V _{CCQ}	= V _{CC}			co = to V _{CC}		
Parameter	Legacy	JEDEC	Condition	Min	Max	Min	Max	Min	Мах	Unit	Notes
Address valid to next address valid	^t RC	^t AVAV	$CE# = V_{IL}$, $OE# = V_{IL}$	60	-	70	_	80	_	ns	
Address valid to output valid	^t ACC	^t AVQV	$CE# = V_{IL}$, $OE# = V_{IL}$	-	60	_	70	_	80	ns	
Address valid to output valid (page)	^t PAGE	^t AVQV1	$CE# = V_{IL}$, $OE# = V_{IL}$	-	25	_	25	_	30	ns	
CE# LOW to output transition	^t LZ	^t ELQX	OE# = V _{IL}	0	-	0	-	0	-	ns	1
CE# LOW to output valid	^t E	^t ELQV	OE# = V _{IL}	_	60	_	70	-	80	ns	
OE# LOW to output transition	^t OLZ	^t GLQX	CE# = V _{IL}	0	-	0	_	0	-	ns	1
OE# LOW to output valid	^t OE	^t GLQV	CE# = V _{IL}	_	25	_	25	_	30	ns	
CE# HIGH to output High-	^t HZ	^t EHQZ	OE# = V _{IL}	-	20	-	20	-	30	ns	1
OE# HIGH to output High-Z	^t DF	^t GHQZ	CE# = V _{IL}	-	20	-	20	-	20	ns	1
CE#, OE#, or address transition to output transition	^t OH	^t EHQX, ^t GHQX, ^t AXQX	-	0	-	0	_	0	-	ns	
CE# HIGH to BYTE# LOW	^t ELFL	^t ELBL	_	_	5	_	5	-	5	ns	
CE# HIGH to BYTE# HIGH	^t ELFH	^t ELBH	_	_	5	-	5	_	5	ns	
BYTE# LOW to output High-Z	^t FLQZ	^t BLQZ	-	_	25	-	25	-	25	ns	
BYTE# HIGH to output valid	^t FHQV	^t BHQV	_	-	30	-	30	_	30	ns	



Figure 18: Random Read AC Timing





Figure 19: Page Read AC Timing






Write AC Characteristics

Table 32: WE#-Controlled Write AC Characteristics

			60	ns	70	ns	80	ns e		
	Syı	mbol		V _{CCQ}	= V _{CC}		V _{CCQ} = 1.65V to V _{CC}			
Parameter	Legacy	JEDEC	Min	Max	Min	Max	Min	Max	Unit	Notes
Address valid to next address valid	tWC	^t AVAV	60	-	70	-	80	-	ns	
CE# LOW to WE# LOW	tCS	^t ELWL	0	_	0	_	0	_	ns	
WE# LOW to WE# HIGH	^t WP	^t WLWH	35	_	35	_	35	_	ns	
Input valid to WE# HIGH	^t DS	^t DVWH	45	_	45	_	45	_	ns	
WE# HIGH to input transition	^t DH	tWHDX	0	_	0	_	0	_	ns	
WE# HIGH to CE# HIGH	^t CH	tWHEH	0	_	0	_	0	_	ns	
WE# HIGH to WE# LOW	tWPH	^t WHWL	30	_	30	_	30	_	ns	
Address valid to WE# LOW	^t AS	^t AVWL	0	_	0	_	0	_	ns	
WE# LOW to address transition	^t AH	^t WLAX	45	-	45	-	45	-	ns	
OE# HIGH to WE# LOW	-	^t GHWL	0	_	0	_	0	_	ns	
WE# HIGH to OE# LOW	^t OEH	tWHGL	0	_	0	-	0	_	ns	
Program/erase valid to RY/BY# LOW	^t BUSY	^t WHRL	-	30	-	30	-	30	ns	1
V _{CC} HIGH to CE# LOW	tVCS	tVCHEL	50	_	50	_	50	_	μs	



Figure 20: WE#-Controlled Program AC Timing



- Notes: 1. Only the third and fourth cycles of the PROGRAM command are represented. The PRO-GRAM command is followed by checking of the status register data polling bit and by a READ operation that outputs the data (D_{OUT}) programmed by the previous PROGRAM command.
 - 2. PA is the address of the memory location to be programmed. PD is the data to be programmed.
 - 3. DQ7 is the complement of the data bit being programmed to DQ7 (See Data Polling Bit [DQ7]).
 - 4. See the following tables for timing details: Read AC Characteristics, WE#-Controlled Write AC Characteristics, and CE#-Controlled Write AC Characteristics.




Table 33: CE#-Controlled Write AC Characteristics

					70	70ns 8		ns	
	Syr		V _{CCQ}	= V _{CC}		V _{CC} 1.65V			
Parameter	Legacy	JEDEC	Min	Max	Min	Max	Min	Max	Unit
Address valid to next address valid	tWC	^t AVAV	60	_	70	-	80	-	ns
WE# LOW to CE# LOW	tWS	^t WLEL	0	_	0	_	0	-	ns
CE# LOW to CE# HIGH	^t CP	^t ELEH	35	_	35	_	35	-	ns
Input valid to CE# HIGH	^t DS	^t DVEH	45	_	45	_	45	-	ns
CE# HIGH to input transition	^t DH	^t EHDX	0	_	0	_	0	-	ns
CE# HIGH to WE# HIGH	tWH	^t EHWH	0	_	0	_	0	-	ns
CE# HIGH to CE# LOW	^t CPH	^t EHEL	30	_	30	_	30	-	ns
Address valid to CE# LOW	^t AS	^t AVEL	0	_	0	_	0	-	ns
CE# LOW to address transition	^t AH	^t ELAX	45	_	45	_	45	-	ns
OE# HIGH to CE# LOW	_	^t GHEL	0	_	0	_	0	-	ns



Figure 21: CE#-Controlled Program AC Timing




Notes:

- 1. Only the third and fourth cycles of the PROGRAM command are represented. The PRO-GRAM command is followed by checking of the status register data polling bit.
- 2. PA is the address of the memory location to be programmed. PD is the data to be programmed.
- 3. DQ7 is the complement of the data bit being programmed to DQ7 (See Data Polling Bit [DQ7]).
- 4. See the following tables for timing details: Read AC Characteristics, WE#-Controlled Write AC Characteristics, and CE#-Controlled Write AC Characteristics.



Figure 22: Chip/Block Erase AC Timing



Notes: 1. For a CHIP ERASE command, the address is AAAh, and the data is 10h; for a BLOCK ERASE command, the address is BAd, and the data is 30h.

- 2. BAd is the block address.
- 3. See the following tables for timing details: Read AC Characteristics, WE#-Controlled Write AC Characteristics, and CE#-Controlled Write AC Characteristics.



Accelerated Program, Data Polling/Toggle AC Characteristics

Table 34: Accelerated Program and Data Polling/Data Toggle AC Characteristics

	Symbol		60ns, 70ns, 80ns		
Parameter	Legacy	JEDEC	Min	Max	Unit
V _{PP} /WP# rising or falling time	_	^t VHVPP	250	_	ns
Address setup time to OE# LOW during toggle bit polling	^t ASO	^t AXGL	10	_	ns
Address hold time from OE# during toggle bit polling	^t AHT	^t GHAX, ^t EHAX	10	_	ns
CE# HIGH during toggle bit polling	^t EPH	tEHEL2	10	_	ns
Output hold time during data and toggle bit polling	^t OEH	^t WHGL2, ^t GHGL2	20	_	ns
Program/erase valid to RY/BY# LOW	^t BUSY	^t WHRL	_	30	ns

Figure 23: Accelerated Program AC Timing






Figure 24: Data Polling AC Timing



Notes: 1. DQ7 returns a valid data bit when the PROGRAM or ERASE command has completed.

2. See the following tables for timing details: Read AC Characteristics, Accelerated Program and Data Polling/Data Toggle AC Characteristics.

Figure 25: Toggle/Alternative Toggle Bit Polling AC Timing



Notes: 1. DQ6 stops toggling when the PROGRAM or ERASE command has completed. DQ2 stops toggling when the CHIP ERASE or BLOCK ERASE command has completed.

2. See the following tables for timing details: Read AC Characteristics, Accelerated Program and Data Polling/Data Toggle AC Characteristics.



Program/Erase Characteristics

Table 35: Program/Erase Characteristics

Notes 1 and 2 apply to the entire table

Parameter			Min	Тур	Max	Unit	Notes
Chip erase		_	40	400	S	3	
Block erase (128KB)		_	1		S	4	
Erase suspend latency time			_	25	35	μs	
Block erase timeout		50	_	_	μs		
Word program	Single-word program		_	16	200	μs	3
	Write to buffer program (32 words at a time)	$V_{PP}/WP# = V_{PPH}$	_	51	200	μs	3
		$V_{PP}/WP# = V_{IH}$	_	78	200	μs	3
Chip program (word by word)			_	135	400	S	3
Chip program (write to buffer program)		_	20	200	S	3, 5	
Chip program (write to buffer program with $V_{PP}/WP# = V_{PPH}$)		_	13	50	S	3, 5	
Chip program (enhanced buffered program)		_	8	40	S	5	
Chip program (enhanced buffered program with V _{PP} /WP# = V _{PP})		_	5	25	S	5	
Program suspend latency time		_	5	15	μs		
PROGRAM/ERASE cycles (per block)		100,000	_	_	cycles		
Data retention		20	_	_	years		


Notes:

- 1. Typical values measured at room temperature and nominal voltages and for not cycled devices.
- 2. Sampled, but not 100% tested.
- 3. Maximum value measured at worst case conditions for both temperature and V_{CC} after 100,000 PROGRAM/ERASE cycles.
- 4. Block erase polling cycle time (see Data polling AC waveforms figure).
- 5. Intrinsic program timing, that means without the time required to execute the bus cycles to load the PROGRAM commands.



Package Dimensions

Figure 26: 56-Pin TSOP - 14mm x 20mm




Notes: 1. All dimensions are in millimeters.

2. For the lead width value of 0.22 \pm 0.05, there is also a legacy value of 0.15 \pm 0.05.



Figure 27: 64-Ball TBGA - 10mm x 13mm



Note: 1. All dimensions are in millimeters.





Revision History

Rev. B - 02/16

• Added speed version 60ns through the data sheet

Rev. A - 12/12

• Initial Micron brand release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein.

Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.